{"id":"https://openalex.org/W2130668980","doi":"https://doi.org/10.1109/tcad.2010.2067870","title":"Hierarchical Multialgorithm Parallel Circuit Simulation","display_name":"Hierarchical Multialgorithm Parallel Circuit Simulation","publication_year":2010,"publication_date":"2010-12-22","ids":{"openalex":"https://openalex.org/W2130668980","doi":"https://doi.org/10.1109/tcad.2010.2067870","mag":"2130668980"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2067870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2067870","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003123174","display_name":"Xiaoji Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoji Ye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101459793","display_name":"Wei Dong","orcid":"https://orcid.org/0000-0002-8843-3040"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Dong","raw_affiliation_strings":["Texas Instrumenits, Inc., Dallas, TX, USA","**Texas Instruments, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"**Texas Instruments, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432782","display_name":"Peng Li","orcid":"https://orcid.org/0000-0003-3548-4589"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046886936","display_name":"Sani Nassif","orcid":"https://orcid.org/0000-0002-5096-4794"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sani Nassif","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX, USA","IBM Austin Research Laboratories, Austin, TX, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Laboratories, Austin, TX, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9425,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.91566668,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"30","issue":"1","first_page":"45","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8174099922180176},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6895194053649902},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6621031761169434},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.627886176109314},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6175227761268616},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.6032313108444214},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5832585096359253},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5612709522247314},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5296117067337036},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.474359393119812},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4496309757232666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28935468196868896}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8174099922180176},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6895194053649902},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6621031761169434},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.627886176109314},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6175227761268616},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.6032313108444214},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5832585096359253},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5612709522247314},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5296117067337036},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.474359393119812},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4496309757232666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28935468196868896},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2067870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2067870","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1970433854","https://openalex.org/W2028582549","https://openalex.org/W2031235329","https://openalex.org/W2035720033","https://openalex.org/W2042151827","https://openalex.org/W2042524671","https://openalex.org/W2052839611","https://openalex.org/W2055094346","https://openalex.org/W2077810706","https://openalex.org/W2079820030","https://openalex.org/W2086202544","https://openalex.org/W2086987027","https://openalex.org/W2089443862","https://openalex.org/W2096509439","https://openalex.org/W2098918050","https://openalex.org/W2100828159","https://openalex.org/W2115468286","https://openalex.org/W2117970825","https://openalex.org/W2119858495","https://openalex.org/W2169446136","https://openalex.org/W2319973481","https://openalex.org/W3200075335","https://openalex.org/W4213104200","https://openalex.org/W4233069663","https://openalex.org/W4236728899","https://openalex.org/W4236878882","https://openalex.org/W4250733473","https://openalex.org/W4285719527","https://openalex.org/W4299512035","https://openalex.org/W6818555788"],"related_works":["https://openalex.org/W2378666660","https://openalex.org/W1981872744","https://openalex.org/W4306700543","https://openalex.org/W2209942166","https://openalex.org/W2074226157","https://openalex.org/W2366027386","https://openalex.org/W4248099758","https://openalex.org/W1929858018","https://openalex.org/W1593346947","https://openalex.org/W2143858377"],"abstract_inverted_index":{"The":[0],"emergence":[1],"of":[2,23,41,52,77,97,103,143,176,181],"multicore":[3,72,183],"and":[4,11,18,70,160],"many-core":[5,185],"processors":[6],"has":[7],"introduced":[8],"new":[9,29,50],"opportunities":[10],"challenges":[12,34],"to":[13,31,74,121,125,164,192],"electronic":[14],"design":[15,37],"automation":[16],"research":[17],"development.":[19],"While":[20],"the":[21,39,78,100,140,148,167,173,178,182],"availability":[22],"increasing":[24],"parallel":[25,53,66,89,111,153,157,161],"computing":[26,179],"power":[27,180],"holds":[28],"promise":[30],"address":[32],"many":[33],"in":[35,110,196],"computer-aided":[36],"(CAD),":[38],"leverage":[40],"hardware":[42,169],"parallelism":[43],"can":[44,188],"only":[45],"be":[46,189],"possible":[47],"with":[48],"a":[49,61,113],"generation":[51],"CAD":[54,81],"applications.":[55],"In":[56,87],"this":[57],"paper,":[58],"we":[59,93,105],"propose":[60],"novel":[62],"hierarchical":[63],"multialgorithm":[64],"(MA)":[65],"circuit":[67,85,90,197],"simulation":[68,91,108,115,123],"approach":[69],"its":[71],"implementation":[73],"expedite":[75],"one":[76],"most":[79],"fundamental":[80],"applications:":[82],"transistor-level":[83],"transient":[84],"simulation.":[86,198],"our":[88],"approach,":[92],"create":[94],"two":[95,174],"levels":[96,175],"parallelism.":[98],"At":[99,139],"higher":[101],"level":[102,142],"parallelism,":[104,144,177],"start":[106],"multiple":[107],"algorithms":[109,124],"for":[112],"given":[114],"task.":[116],"Interalgorithm":[117],"communication":[118],"is":[119],"established":[120],"enable":[122],"exchange":[126],"useful":[127],"information":[128],"so":[129],"that":[130],"they":[131],"could":[132],"advance":[133],"faster":[134],"than":[135],"without":[136],"doing":[137],"so.":[138],"lower":[141],"each":[145],"algorithm":[146],"within":[147],"MA":[149],"framework":[150],"utilizes":[151],"fine-grained":[152],"techniques":[154],"such":[155],"as":[156],"device":[158],"evaluation":[159],"matrix":[162],"solve":[163],"fully":[165,190],"harness":[166],"available":[168],"resources.":[170],"By":[171],"combining":[172],"or":[184],"processor":[186],"platforms":[187],"utilized":[191],"achieve":[193],"superlinear":[194],"speedup":[195]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}