{"id":"https://openalex.org/W2157878629","doi":"https://doi.org/10.1109/tcad.2010.2067833","title":"Toward Automated ECOs in FPGAs","display_name":"Toward Automated ECOs in FPGAs","publication_year":2010,"publication_date":"2010-12-22","ids":{"openalex":"https://openalex.org/W2157878629","doi":"https://doi.org/10.1109/tcad.2010.2067833","mag":"2157878629"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2067833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2067833","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Andrew C. Ling","raw_affiliation_strings":["Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Toronto, ONT, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Stephen D. Brown","raw_affiliation_strings":["University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111477668","display_name":"Sean Safarpour","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sean Safarpour","raw_affiliation_strings":["Vennsa Technologies, Inc., Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Vennsa Technologies, Inc., Toronto, ONT, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109246835","display_name":"Jianwen Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jianwen Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110939130"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59959526,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"30","issue":"1","first_page":"18","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9814492464065552},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8020436763763428},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7626956701278687},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6876586675643921},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6449356079101562},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5511597394943237},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5394213199615479},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.43842613697052},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32693296670913696},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14272254705429077}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9814492464065552},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8020436763763428},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7626956701278687},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6876586675643921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6449356079101562},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5511597394943237},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5394213199615479},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.43842613697052},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32693296670913696},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14272254705429077},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2067833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2067833","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322015","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1510368738","https://openalex.org/W1965259933","https://openalex.org/W1997925639","https://openalex.org/W2004831359","https://openalex.org/W2042813319","https://openalex.org/W2063730370","https://openalex.org/W2076489945","https://openalex.org/W2109897780","https://openalex.org/W2120223433","https://openalex.org/W2142785340","https://openalex.org/W2156374473","https://openalex.org/W2160444875","https://openalex.org/W2163027960","https://openalex.org/W2164038636","https://openalex.org/W3141991053","https://openalex.org/W3143673400","https://openalex.org/W4245603317","https://openalex.org/W6630511988","https://openalex.org/W6678178361","https://openalex.org/W6683259349"],"related_works":["https://openalex.org/W2526357853","https://openalex.org/W4237150254","https://openalex.org/W4241855126","https://openalex.org/W2091330445","https://openalex.org/W2124402195","https://openalex.org/W2110373273","https://openalex.org/W2004826944","https://openalex.org/W2376977248","https://openalex.org/W2122279357","https://openalex.org/W1531732909"],"abstract_inverted_index":{"Engineering":[0],"change":[1],"orders":[2],"(ECOs),":[3],"which":[4,39,57,92],"are":[5,28,32],"used":[6],"to":[7,35,80,128],"apply":[8,51],"late-stage":[9,141],"specification":[10],"changes":[11,143],"and":[12,68,177],"bug":[13],"fixes,":[14],"have":[15,59],"become":[16],"an":[17,60,77],"important":[18],"part":[19],"of":[20,42,98,133,174],"the":[21,43,64,82,96,103,107,111,136,147,166,175],"field-programmable":[22],"gate":[23],"array":[24],"design":[25],"flow.":[26],"ECOs":[27,52],"beneficial":[29],"since":[30],"they":[31],"applied":[33],"directly":[34],"a":[36,54,72,88,99,117,130,162],"placed-and-routed":[37,148],"netlist":[38],"preserves":[40],"most":[41],"engineering":[44],"effort":[45,114],"invested":[46],"previously.":[47],"Unfortunately,":[48],"designers":[49],"often":[50],"in":[53,122],"manual":[55,113],"fashion":[56],"may":[58],"unpredictable":[61],"impact":[62,164],"on":[63,165,170],"design's":[65],"final":[66],"correctness":[67],"end":[69],"costs.":[70],"As":[71],"solution,":[73],"this":[74,123,157,160],"paper":[75,86,124],"introduces":[76],"automated":[78],"method":[79],"tackle":[81],"ECO":[83],"problem.":[84],"This":[85],"uses":[87],"novel":[89],"resynthesis":[90],"technique":[91,120,137,158],"can":[93,138],"automatically":[94],"update":[95],"functionality":[97],"circuit":[100,167],"by":[101,116],"leveraging":[102],"existing":[104],"logic":[105],"within":[106],"design,":[108],"thereby":[109],"removing":[110],"inefficient":[112],"required":[115],"designer.":[118],"The":[119],"presented":[121],"is":[125,152],"robust":[126],"enough":[127],"handle":[129],"wide":[131],"range":[132],"changes.":[134],"Furthermore,":[135],"successfully":[139],"make":[140],"functional":[142],"while":[144],"minimally":[145],"perturbing":[146],"netlist:":[149],"something":[150],"that":[151],"necessary":[153],"for":[154],"ECOs.":[155],"Also,":[156],"does":[159],"with":[161],"minimal":[163],"performance":[168],"where":[169],"average":[171],"over":[172],"90%":[173],"placement":[176],"routing":[178],"wires":[179],"remain":[180],"unchanged.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}