{"id":"https://openalex.org/W2127545620","doi":"https://doi.org/10.1109/tcad.2010.2065990","title":"Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip","display_name":"Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip","publication_year":2010,"publication_date":"2010-12-22","ids":{"openalex":"https://openalex.org/W2127545620","doi":"https://doi.org/10.1109/tcad.2010.2065990","mag":"2127545620"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2065990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2065990","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/171838","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046255006","display_name":"Igor Loi","orcid":"https://orcid.org/0000-0003-3852-4662"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Igor Loi","raw_affiliation_strings":["Department of Electronic Engineering, University of Bologna, Bologna, Italy","Dept. of Electron. Eng., Univ. of Bologna, Bologna, Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Bologna, Bologna, Italy#TAB#","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091526399","display_name":"Federico Angiolini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158120","display_name":"Swiss Epilepsy Center","ror":"https://ror.org/05xnnea38","country_code":"CH","type":"other","lineage":["https://openalex.org/I4210158120"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Federico Angiolini","raw_affiliation_strings":["EPF Lausanne, Lausanne, Switzerland","EPFL. Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I4210158120","https://openalex.org/I5124864"]},{"raw_affiliation_string":"EPFL. Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111734510","display_name":"Shinobu Fujita","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150981","display_name":"Toshiba (United States)","ror":"https://ror.org/051vpgk97","country_code":"US","type":"company","lineage":["https://openalex.org/I1292669757","https://openalex.org/I4210150981"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shinobu Fujita","raw_affiliation_strings":["Toshiba, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Toshiba, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210150981"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["Department of Electrical Engineering and the Department of Computer Science, University of Stanford, Stanford, CA, USA","[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and the Department of Computer Science, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Department of Electronics and Computer Science, University of Bologna, Bologna, Italy","Dept. of Electron. & Comput. Sci., Univ. of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Science, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Sci., Univ. of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046255006"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":5.5882,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.96206794,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"30","issue":"1","first_page":"124","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7113950252532959},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6934467554092407},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5727946758270264},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5498794913291931},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5272409319877625},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.49051183462142944},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4539967179298401},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4396190643310547},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.4241417646408081},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38794347643852234},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36586660146713257},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31250235438346863},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.28986358642578125},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2239704132080078},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17771387100219727},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.17580458521842957},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11096739768981934}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7113950252532959},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6934467554092407},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5727946758270264},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5498794913291931},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5272409319877625},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.49051183462142944},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4539967179298401},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4396190643310547},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.4241417646408081},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38794347643852234},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36586660146713257},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31250235438346863},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.28986358642578125},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2239704132080078},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17771387100219727},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.17580458521842957},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11096739768981934},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tcad.2010.2065990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2065990","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.464.9219","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.464.9219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/171838/files/05671541.pdf","raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/105830","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/105830","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:infoscience.epfl.ch:171838","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/171838","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:171838","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/74548","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:171838","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/171838","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W80334592","https://openalex.org/W1963792469","https://openalex.org/W1971322722","https://openalex.org/W2014189044","https://openalex.org/W2017707213","https://openalex.org/W2059808466","https://openalex.org/W2060406579","https://openalex.org/W2071003187","https://openalex.org/W2097080779","https://openalex.org/W2099329957","https://openalex.org/W2106537813","https://openalex.org/W2107304970","https://openalex.org/W2115246441","https://openalex.org/W2123184444","https://openalex.org/W2124449277","https://openalex.org/W2132321891","https://openalex.org/W2136011486","https://openalex.org/W2137893918","https://openalex.org/W2155759572","https://openalex.org/W2158051804","https://openalex.org/W2160642395","https://openalex.org/W2171940713","https://openalex.org/W2540160898","https://openalex.org/W2545026103","https://openalex.org/W2665082393","https://openalex.org/W2980289747","https://openalex.org/W3034534532","https://openalex.org/W3150546509","https://openalex.org/W4214490465","https://openalex.org/W4242948965","https://openalex.org/W6678259273","https://openalex.org/W6681393389"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2133012978","https://openalex.org/W2908947570","https://openalex.org/W2126983197","https://openalex.org/W2078506771","https://openalex.org/W2743305891","https://openalex.org/W2123076670","https://openalex.org/W2070693700"],"abstract_inverted_index":{"Through":[0],"silicon":[1],"vias":[2],"(TSVs)":[3],"provide":[4],"an":[5,65,113],"efficient":[6],"way":[7],"to":[8,54,86,157,183],"support":[9],"vertical":[10,36,80,99,193],"communication":[11],"among":[12],"different":[13],"layers":[14],"of":[15,34,59,71,91,116,130,162],"a":[16,43,51,76,105,123,143,153,176,186,192,196,201],"vertically":[17],"stacked":[18,61],"chip,":[19],"enabling":[20],"scalable":[21],"3-D":[22,48,60,144],"networks-on-chip":[23],"(NoC)":[24],"architectures.":[25],"Unfortunately,":[26],"low":[27,187],"TSV":[28],"yields":[29,147],"significantly":[30],"impact":[31,216],"the":[32,56,88,98,158,165,170,206],"feasibility":[33],"high-bandwidth":[35],"connectivity.":[37],"In":[38,168],"this":[39],"paper,":[40],"we":[41,74,83,103,121],"present":[42,104,122],"semi-automated":[44],"design":[45,89,124,221],"flow":[46,125],"for":[47,79,108,127],"NoCs":[49,131],"including":[50],"defect-tolerance":[52,106],"scheme":[53,174],"increase":[55,204],"global":[57],"yield":[58,178],"chips.":[62],"Starting":[63],"from":[64,181],"accurate":[66],"physical":[67,137],"and":[68,118,164,222],"geometrical":[69],"model":[70,78],"TSVs:":[72],"1)":[73],"extract":[75],"circuit-level":[77],"interconnections;":[81],"2)":[82],"use":[84,115],"it":[85],"evaluate":[87],"implications":[90],"extending":[92],"switch":[93,208],"architectures":[94],"with":[95,132,185,214],"ports":[96],"in":[97,134,195,205,210],"direction;":[100],"moreover,":[101],"3)":[102],"technique":[107],"TSV-based":[109],"multi-bit":[110],"links":[111,133],"through":[112],"effective":[114],"redundancy;":[117],"finally,":[119],"4)":[120],"allowing":[126],"post-layout":[128],"simulation":[129],"all":[135],"three":[136],"dimensions.":[138],"Experimental":[139],"results":[140],"show":[141],"that":[142],"NoC":[145,197],"implementation":[146],"around":[148],"10%":[149],"frequency":[150],"improvement":[151],"over":[152],"2-D":[154],"one,":[155],"thanks":[156],"propagation":[159],"delay":[160],"advantage":[161],"TSVs":[163],"shorter":[166],"links.":[167],"addition,":[169],"adopted":[171],"fault":[172],"tolerance":[173],"demonstrates":[175],"significant":[177],"improvement,":[179],"ranging":[180],"66%":[182],"98%,":[184],"area":[188],"cost":[189],"(20.9%":[190],"on":[191,217],"link":[194],"switch,":[198],"which":[199],"leads":[200],"modest":[202],"2.1%":[203],"total":[207],"area)":[209],"130":[211],"nm":[212],"technology,":[213],"minimal":[215],"very":[218],"large-scale":[219],"integrated":[220],"test":[223],"flows.":[224]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":17},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}