{"id":"https://openalex.org/W2152425525","doi":"https://doi.org/10.1109/tcad.2010.2062830","title":"An Advanced BIRA for Memories With an Optimal Repair Rate and Fast Analysis Speed by Using a Branch Analyzer","display_name":"An Advanced BIRA for Memories With an Optimal Repair Rate and Fast Analysis Speed by Using a Branch Analyzer","publication_year":2010,"publication_date":"2010-11-30","ids":{"openalex":"https://openalex.org/W2152425525","doi":"https://doi.org/10.1109/tcad.2010.2062830","mag":"2152425525"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2062830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2062830","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102372264","display_name":"Woosik Jeong","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Woosik Jeong","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea","Product Development Division, Hynix Semiconductor, Inc., Ichon, Gyeonggi, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Product Development Division, Hynix Semiconductor, Inc., Ichon, Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005942431","display_name":"Joo-Hwan Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joohwan Lee","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110046812","display_name":"Taewoo Han","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewoo Han","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047333604","display_name":"Kaangchil Lee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kaangchil Lee","raw_affiliation_strings":["Product Development Division, Hynix Semiconductor, Inc., Ichon, Gyeonggi, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Product Development Division, Hynix Semiconductor, Inc., Ichon, Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.5928,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.96265517,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"29","issue":"12","first_page":"2014","last_page":"2026"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7537508606910706},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.679330587387085},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6755716800689697},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47030872106552124},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.45937642455101013},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.44825479388237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25563138723373413},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08138301968574524}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7537508606910706},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.679330587387085},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6755716800689697},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47030872106552124},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.45937642455101013},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.44825479388237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25563138723373413},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08138301968574524},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2062830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2062830","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321314","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1607765749","https://openalex.org/W1988399408","https://openalex.org/W2038176281","https://openalex.org/W2047145922","https://openalex.org/W2053409898","https://openalex.org/W2062143991","https://openalex.org/W2071417872","https://openalex.org/W2098987953","https://openalex.org/W2104289719","https://openalex.org/W2110881464","https://openalex.org/W2110902223","https://openalex.org/W2116273964","https://openalex.org/W2122979515","https://openalex.org/W2132584944","https://openalex.org/W2136323667","https://openalex.org/W2144935150","https://openalex.org/W2153084507","https://openalex.org/W2155640457","https://openalex.org/W2159103279","https://openalex.org/W2169087039","https://openalex.org/W2169312773","https://openalex.org/W3203143386","https://openalex.org/W4235914240","https://openalex.org/W6662050121","https://openalex.org/W6678212036","https://openalex.org/W6682508475","https://openalex.org/W6684586602","https://openalex.org/W6684738171"],"related_works":["https://openalex.org/W1506942559","https://openalex.org/W2051711022","https://openalex.org/W1589376391","https://openalex.org/W2090033344","https://openalex.org/W2403150446","https://openalex.org/W2391299576","https://openalex.org/W2133693067","https://openalex.org/W2053732522","https://openalex.org/W1822667161","https://openalex.org/W1594844924"],"abstract_inverted_index":{"As":[0],"memory":[1],"capacity":[2],"and":[3,17,42,94,120,138,167],"density":[4],"grow,":[5],"a":[6,70,127,132,149],"corresponding":[7],"increase":[8,95],"in":[9,60,75,129],"the":[10,15,77,144,157,163],"number":[11],"of":[12,19,72,126,156],"defects":[13],"decreases":[14],"yield":[16,43],"quality":[18,41],"embedded":[20,30],"memories":[21],"for":[22,109,148],"systems-on-chip":[23],"as":[24,26,160,162],"well":[25,161],"commodity":[27],"memories.":[28],"For":[29],"memories,":[31],"built-in":[32],"redundancy":[33],"analysis":[34,96,152],"(BIRA)":[35],"is":[36,84,136],"widely":[37],"used":[38],"to":[39,62,86],"solve":[40],"issues":[44],"by":[45,104,122],"replacing":[46],"faulty":[47,112],"cells":[48],"with":[49,131],"healthy":[50],"redundant":[51],"cells.":[52],"Many":[53],"BIRA":[54,82,100,116,146],"approaches":[55],"require":[56],"extra":[57],"hardware":[58,78],"overhead":[59,103],"order":[61],"achieve":[63,87],"optimal":[64,88,164],"repair":[65,73,89,165],"rates,":[66,90],"or":[67],"they":[68],"suffer":[69],"loss":[71],"rate":[74],"minimizing":[76],"overhead.":[79,171],"An":[80],"innovative":[81],"approach":[83],"proposed":[85,99,115,145],"lower":[91],"area":[92,102,170],"overhead,":[93],"speed.":[97],"The":[98,114],"minimizes":[101],"eliminating":[105],"some":[106],"storage":[107],"coverage":[108],"only":[110],"must-repair":[111],"information.":[113],"analyzes":[117],"redundancies":[118],"quickly":[119],"efficiently":[121],"evaluating":[123],"all":[124],"nodes":[125],"branch":[128],"parallel":[130],"new":[133],"analyzer":[134],"which":[135],"simple":[137],"easy-to-implement.":[139],"Experimental":[140],"results":[141],"show":[142],"that":[143,155],"allows":[147],"much":[150],"faster":[151],"speed":[153],"than":[154],"state-of-the-art":[158],"BIRA,":[159],"rate,":[166],"relatively":[168],"small":[169]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":9}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}