{"id":"https://openalex.org/W2137861476","doi":"https://doi.org/10.1109/tcad.2010.2061654","title":"Clock Skew Minimization in Multi-Voltage Mode Designs Using Adjustable Delay Buffers","display_name":"Clock Skew Minimization in Multi-Voltage Mode Designs Using Adjustable Delay Buffers","publication_year":2010,"publication_date":"2010-11-30","ids":{"openalex":"https://openalex.org/W2137861476","doi":"https://doi.org/10.1109/tcad.2010.2061654","mag":"2137861476"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2061654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2061654","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087709371","display_name":"Yu-Shih Su","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Shih Su","raw_affiliation_strings":["Industrial Technology and Research Institute, Hsinchu, Taiwan","Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013112058","display_name":"Wing-Kai Hon","orcid":"https://orcid.org/0000-0002-0570-2904"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wing-Kai Hon","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111882753","display_name":"Cheng-Chih Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Chih Yang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073382186","display_name":"Shih-Chieh Chang","orcid":"https://orcid.org/0000-0003-0717-6466"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Chieh Chang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105618317","display_name":"Yeong-Jar Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yeong-Jar Chang","raw_affiliation_strings":["Infrastructure Research and Development Center, Faraday Technology Corporation, Hsinchu, Taiwan","Infrastruct. R&D Center, Faraday Technol. Corp., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infrastructure Research and Development Center, Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":"Infrastruct. R&D Center, Faraday Technol. Corp., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8975,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.91461993,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"29","issue":"12","first_page":"1921","last_page":"1930"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7511204481124878},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6881614923477173},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.681832492351532},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6746835708618164},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5651028156280518},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5536718964576721},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4736565053462982},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4606139659881592},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42662879824638367},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4182930886745453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3629187345504761},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2658277750015259},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19130155444145203}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7511204481124878},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6881614923477173},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.681832492351532},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6746835708618164},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5651028156280518},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5536718964576721},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4736565053462982},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4606139659881592},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42662879824638367},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4182930886745453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3629187345504761},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2658277750015259},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19130155444145203},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2061654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2061654","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W1514437667","https://openalex.org/W1558331362","https://openalex.org/W1966624478","https://openalex.org/W1992904457","https://openalex.org/W2077243731","https://openalex.org/W2133916137","https://openalex.org/W2136608780","https://openalex.org/W2136768070","https://openalex.org/W2138548848","https://openalex.org/W2142587000","https://openalex.org/W2142850552","https://openalex.org/W2145293181","https://openalex.org/W2149864516","https://openalex.org/W2155621287","https://openalex.org/W2158862793","https://openalex.org/W2171982668","https://openalex.org/W2173972090","https://openalex.org/W2174801549","https://openalex.org/W3154674285","https://openalex.org/W4239470332","https://openalex.org/W4239703222","https://openalex.org/W4243059613","https://openalex.org/W6633599133","https://openalex.org/W6681479143","https://openalex.org/W6682236896"],"related_works":["https://openalex.org/W2076413498","https://openalex.org/W2116259070","https://openalex.org/W2123512677","https://openalex.org/W4327499872","https://openalex.org/W4232019485","https://openalex.org/W2128528443","https://openalex.org/W2028052815","https://openalex.org/W2066822161","https://openalex.org/W1866979339","https://openalex.org/W2164834710"],"abstract_inverted_index":{"In":[0,37],"synchronous":[1],"circuit":[2],"designs,":[3],"clock":[4,17,55],"skew":[5,56,92],"is":[6,93],"difficult":[7],"to":[8,53,122,135],"minimize":[9,54],"because":[10],"a":[11,16,24,79,101,109],"single":[12],"physical":[13],"layout":[14],"of":[15,65,87,103],"tree":[18],"must":[19],"satisfy":[20],"multiple":[21],"constraints":[22],"in":[23],"complicated":[25],"power":[26,59],"mode":[27],"environment":[28],"where":[29],"certain":[30],"modules":[31],"may":[32],"operate":[33],"with":[34,100],"different":[35,58],"voltages.":[36],"this":[38],"paper,":[39],"we":[40,76,107],"use":[41],"adjustable":[42],"delay":[43],"buffers":[44],"(ADB)":[45],"whose":[46],"delays":[47],"can":[48],"be":[49],"tuned":[50],"or":[51],"adjusted":[52],"under":[57],"modes.":[60],"Assuming":[61],"that":[62,90],"the":[63,85,91],"positions":[64,125],"<formula":[66],"formulatype=\"inline\"":[67],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[68],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[69],"<tex":[70],"Notation=\"TeX\">$k$</tex></formula>":[71],"ADBs":[72,88],"are":[73],"already":[74],"determined,":[75],"first":[77],"propose":[78,108,118],"linear-time":[80],"optimal":[81,94,111],"algorithm":[82,112],"which":[83],"assigns":[84],"values":[86],"so":[89],"among":[95],"all":[96],"possible":[97],"ADB":[98],"assignments":[99],"possibility":[102],"latency":[104,114],"penalty.":[105,115],"Then,":[106],"modified":[110],"without":[113,137],"We":[116],"also":[117],"an":[119],"efficient":[120],"heuristic":[121],"determine":[123],"good":[124],"for":[126],"ADBs.":[127,138],"Our":[128],"results":[129],"show":[130],"significant":[131],"improvement":[132],"when":[133],"compared":[134],"cases":[136]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}