{"id":"https://openalex.org/W2134106919","doi":"https://doi.org/10.1109/tcad.2010.2059090","title":"Scalable Analysis of Mesh-Based Clock Distribution Networks Using Application-Specific Reduced Order Modeling","display_name":"Scalable Analysis of Mesh-Based Clock Distribution Networks Using Application-Specific Reduced Order Modeling","publication_year":2010,"publication_date":"2010-08-24","ids":{"openalex":"https://openalex.org/W2134106919","doi":"https://doi.org/10.1109/tcad.2010.2059090","mag":"2134106919"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2059090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2059090","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003123174","display_name":"Xiaoji Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoji Ye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432782","display_name":"Peng Li","orcid":"https://orcid.org/0000-0003-3548-4589"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101784756","display_name":"Min Zhao","orcid":"https://orcid.org/0000-0003-0553-5146"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Min Zhao","raw_affiliation_strings":["Oracle America, Inc., Austin, TX, USA","Oracle America Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle America, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle America Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100904984","display_name":"Rajendran Panda","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajendran Panda","raw_affiliation_strings":["Oracle America, Inc., Austin, TX, USA","Oracle America Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle America, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle America Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9421,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7730179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"29","issue":"9","first_page":"1342","last_page":"1353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7085183262825012},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6325832009315491},{"id":"https://openalex.org/keywords/polygon-mesh","display_name":"Polygon mesh","score":0.5918828845024109},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5844773054122925},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5345622301101685},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.49290895462036133},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4765627682209015},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43196558952331543},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.41362935304641724},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18079087138175964},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.16490820050239563},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1230798065662384},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08588317036628723}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7085183262825012},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6325832009315491},{"id":"https://openalex.org/C31487907","wikidata":"https://www.wikidata.org/wiki/Q1154597","display_name":"Polygon mesh","level":2,"score":0.5918828845024109},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5844773054122925},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5345622301101685},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.49290895462036133},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4765627682209015},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43196558952331543},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.41362935304641724},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18079087138175964},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.16490820050239563},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1230798065662384},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08588317036628723},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2059090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2059090","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1540004773","https://openalex.org/W1618431333","https://openalex.org/W1981745143","https://openalex.org/W2005624023","https://openalex.org/W2029506076","https://openalex.org/W2054535878","https://openalex.org/W2079279323","https://openalex.org/W2096509439","https://openalex.org/W2098451735","https://openalex.org/W2103841638","https://openalex.org/W2115468286","https://openalex.org/W2122608783","https://openalex.org/W2128919817","https://openalex.org/W2131633906","https://openalex.org/W2148811450","https://openalex.org/W2155837833","https://openalex.org/W2155883480","https://openalex.org/W2158486845","https://openalex.org/W2163626738","https://openalex.org/W2168228138","https://openalex.org/W4205786437","https://openalex.org/W4234342622","https://openalex.org/W4245534556","https://openalex.org/W4252289581","https://openalex.org/W4253439351","https://openalex.org/W4254534263","https://openalex.org/W6674711031","https://openalex.org/W6683045359","https://openalex.org/W6685007442"],"related_works":["https://openalex.org/W2199871724","https://openalex.org/W2559451387","https://openalex.org/W4251300178","https://openalex.org/W3048124756","https://openalex.org/W1596690381","https://openalex.org/W2144282137","https://openalex.org/W2374573150","https://openalex.org/W2246178160","https://openalex.org/W2067680870","https://openalex.org/W2109520798"],"abstract_inverted_index":{"Clock":[0],"meshes":[1,60,190],"possess":[2],"inherent":[3],"low":[4],"clock":[5,51,59,82,99,189],"skews":[6],"and":[7,13,41,47,118,149,157,162],"excellent":[8,192],"immunity":[9],"to":[10,19,73],"process-voltage-temperature":[11],"variations,":[12],"have":[14],"increasingly":[15],"found":[16],"their":[17],"way":[18],"high-performance":[20],"integrated":[21],"circuit":[22],"designs.":[23],"However,":[24],"analysis":[25,120,128],"of":[26,38,50,57,77,93,97,126,182],"such":[27],"massively":[28],"coupled":[29],"networks":[30,100],"is":[31,61,87,104,129],"significantly":[32,130],"hindered":[33],"by":[34,81,89,106,132,185],"the":[35,39,54,74,90,94,98,127,134,151,180],"sheer":[36],"size":[37],"network":[40],"tight":[42],"coupling":[43],"between":[44],"non-tree":[45],"interconnects":[46],"large":[48,58,75,146,188],"numbers":[49],"drivers.":[52,83],"While":[53],"SPICE":[55],"simulation":[56],"often":[62],"intractable,":[63],"standard":[64],"interconnect":[65,143],"model":[66,114,160],"order":[67,115,142],"reduction":[68,116],"algorithms":[69],"also":[70],"fail":[71],"due":[72],"number":[76],"input/output":[78],"ports":[79],"introduced":[80],"The":[84,124],"presented":[85],"approach":[86,184],"motivated":[88],"key":[91],"observation":[92],"steady-state":[95],"operation":[96],"while":[101],"its":[102],"efficiency":[103],"facilitated":[105],"exploring":[107],"<i":[108],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[109],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">new</i>":[110],"clock-mesh":[111],"specific":[112],"harmonic-weighted":[113],"algorithm":[117],"locality":[119],"via":[121],"port":[122,147],"sliding.":[123],"scalability":[125],"improved":[131],"eliminating":[133],"need":[135],"for":[136],"computing":[137],"infeasible":[138],"multi-port":[139],"passive":[140],"reduced":[141],"models":[144],"with":[145,191],"count":[148],"decomposing":[150],"overall":[152],"task":[153],"into":[154],"very":[155],"tractable":[156],"naturally":[158],"parallelizable":[159],"generation":[161],"fast":[163],"Fourier":[164,166],"transform/inverse-fast":[165],"transform":[167],"operations,":[168],"all":[169],"on":[170],"a":[171],"per":[172,175],"driver":[173],"or":[174],"sink":[176],"basis.":[177],"We":[178],"demonstrate":[179],"application":[181],"our":[183],"feasibly":[186],"analyzing":[187],"accuracy.":[193]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}