{"id":"https://openalex.org/W1978662529","doi":"https://doi.org/10.1109/tcad.2010.2057870","title":"High-Level Design and Validation of the BlueSPARC Multithreaded Processor","display_name":"High-Level Design and Validation of the BlueSPARC Multithreaded Processor","publication_year":2010,"publication_date":"2010-09-22","ids":{"openalex":"https://openalex.org/W1978662529","doi":"https://doi.org/10.1109/tcad.2010.2057870","mag":"1978662529"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2057870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2057870","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064639991","display_name":"Eric S. Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric S. Chung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019376179","display_name":"James C. Hoe","orcid":"https://orcid.org/0000-0002-9302-5287"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James C. Hoe","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":2.7446,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.90553127,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"29","issue":"10","first_page":"1459","last_page":"1470"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8330004811286926},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7913510799407959},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7530783414840698},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7036055326461792},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6000409722328186},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5242367386817932},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46692773699760437},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4577462077140808},{"id":"https://openalex.org/keywords/nondeterministic-algorithm","display_name":"Nondeterministic algorithm","score":0.4311729371547699},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2359846830368042},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.19820871949195862}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8330004811286926},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7913510799407959},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7530783414840698},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7036055326461792},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6000409722328186},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5242367386817932},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46692773699760437},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4577462077140808},{"id":"https://openalex.org/C176181172","wikidata":"https://www.wikidata.org/wiki/Q3490301","display_name":"Nondeterministic algorithm","level":2,"score":0.4311729371547699},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2359846830368042},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.19820871949195862},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2057870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2057870","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W65216360","https://openalex.org/W70437322","https://openalex.org/W1498455513","https://openalex.org/W1612189975","https://openalex.org/W1978507093","https://openalex.org/W1986314250","https://openalex.org/W1989016096","https://openalex.org/W2098370715","https://openalex.org/W2098681688","https://openalex.org/W2120635877","https://openalex.org/W2135948849","https://openalex.org/W2155764480","https://openalex.org/W2161038820","https://openalex.org/W3017319410","https://openalex.org/W4244878519","https://openalex.org/W4246596690"],"related_works":["https://openalex.org/W1940589050","https://openalex.org/W2355721938","https://openalex.org/W2387608311","https://openalex.org/W2973764441","https://openalex.org/W2086248387","https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2388465587","https://openalex.org/W2390885485","https://openalex.org/W1149367995"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"our":[3,49,91,123],"experiences":[4],"in":[5,134],"using":[6,62],"high-level":[7,41,116],"methods":[8],"to":[9,56,98,128],"design":[10,42],"and":[11,34,68],"validate":[12,90],"a":[13,35,40,57,79,130],"16-way":[14],"multithreaded":[15,107],"microprocessor":[16,60],"called":[17,44],"BlueSPARC.":[18],"BlueSPARC":[19,112],"is":[20,69],"an":[21,93],"in-order,":[22],"high-throughput":[23],"processor":[24],"supporting":[25],"complex":[26],"features":[27,118],"such":[28],"as":[29],"privileged-mode":[30],"operations,":[31],"memory":[32],"management,":[33],"nonblocking":[36],"cache":[37],"subsystem.":[38],"Using":[39],"language":[43,117],"Bluespec":[45],"System":[46],"Verilog":[47],"(BSV),":[48],"final":[50],"implementation":[51,133],"achieves":[52],"comparable":[53],"synthesis":[54],"quality":[55],"similar":[58],"commercial":[59,74],"developed":[61,97],"conventional":[63],"register":[64],"transfer":[65],"level":[66],"flows,":[67],"capable":[70],"of":[71,104,119],"running":[72,109],"unmodified":[73],"applications":[75],"while":[76],"hosted":[77],"on":[78,110],"Xilinx":[80],"XCV2P70":[81],"field-programmable":[82],"gate":[83],"array":[84],"(FPGA)":[85],"at":[86],"90":[87],"MHz.":[88],"To":[89],"implementation,":[92],"FPGA-accelerated":[94],"approach":[95,125],"was":[96],"efficiently":[99],"check":[100],"the":[101,111,115],"correct":[102],"execution":[103],"real,":[105],"nondeterministic":[106],"programs":[108],"processor.":[113],"Together,":[114],"BSV":[120],"along":[121],"with":[122],"validation":[124],"enabled":[126],"us":[127],"achieve":[129],"working":[131],"FPGA-based":[132],"less":[135],"than":[136],"one":[137],"man-year.":[138]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}