{"id":"https://openalex.org/W1971676501","doi":"https://doi.org/10.1109/tcad.2010.2055010","title":"Fast Test Integration: Toward Plug-and-Play At-Speed Testing of Multiple Clock Domains Based on IEEE Standard 1500","display_name":"Fast Test Integration: Toward Plug-and-Play At-Speed Testing of Multiple Clock Domains Based on IEEE Standard 1500","publication_year":2010,"publication_date":"2010-10-20","ids":{"openalex":"https://openalex.org/W1971676501","doi":"https://doi.org/10.1109/tcad.2010.2055010","mag":"1971676501"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2055010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2055010","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100629023","display_name":"Po\u2010Lin Chen","orcid":"https://orcid.org/0000-0002-4015-1052"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Lin Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059971206","display_name":"Yu\u2010Chieh Huang","orcid":"https://orcid.org/0000-0002-4261-9886"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Chieh Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100885664","display_name":"Tsin\u2010Yuan Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsin-Yuan Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06644981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"29","issue":"11","first_page":"1837","last_page":"1842"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6724436283111572},{"id":"https://openalex.org/keywords/integration-testing","display_name":"Integration testing","score":0.6489355564117432},{"id":"https://openalex.org/keywords/plug-and-play","display_name":"Plug and play","score":0.622114360332489},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5853937268257141},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5497381091117859},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.5432760119438171},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5003414154052734},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.46762213110923767},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4670516550540924},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23875069618225098},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14024272561073303}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6724436283111572},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.6489355564117432},{"id":"https://openalex.org/C2780070844","wikidata":"https://www.wikidata.org/wiki/Q857815","display_name":"Plug and play","level":2,"score":0.622114360332489},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5853937268257141},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5497381091117859},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5432760119438171},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5003414154052734},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.46762213110923767},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4670516550540924},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23875069618225098},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14024272561073303},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2055010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2055010","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2040317257","https://openalex.org/W2110722828","https://openalex.org/W2123145598","https://openalex.org/W2140842616","https://openalex.org/W2145521711","https://openalex.org/W2148250222","https://openalex.org/W2150534321","https://openalex.org/W2156203118"],"related_works":["https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W2128920253","https://openalex.org/W2150046587","https://openalex.org/W2164349885","https://openalex.org/W1768820276","https://openalex.org/W1594445436","https://openalex.org/W1971676501"],"abstract_inverted_index":{"The":[0,123],"rapid":[1],"advance":[2],"of":[3,23,56,62,89,147],"semiconductor":[4],"technology":[5],"exposes":[6],"multifrequency":[7],"designs":[8],"to":[9,14,51,80],"severe":[10],"reliability":[11],"loss":[12],"due":[13],"incomplete":[15],"at-speed":[16,44,58,92,114],"testing,":[17,59],"which":[18],"is":[19,121],"induced":[20],"by":[21,33],"ignorance":[22],"timing-related":[24],"defects":[25],"between":[26],"clocks.":[27],"However,":[28],"the":[29,39,54,57,60,72,76,82,85,87,145,148],"reduced":[30],"testability":[31],"caused":[32],"core-based":[34],"design":[35,135],"strategy":[36],"also":[37,143],"aggravates":[38],"difficulty":[40],"in":[41],"applying":[42],"on-chip":[43,63],"testing.":[45],"Although":[46],"previous":[47],"works":[48],"were":[49],"able":[50],"successfully":[52,128],"increase":[53],"quality":[55],"diversity":[61],"clock":[64],"control":[65],"schemes":[66],"from":[67],"different":[68],"components":[69],"may":[70],"complicate":[71],"test":[73,77,98,109],"integration,":[74],"increasing":[75],"costs.":[78],"Therefore,":[79],"accelerate":[81],"time-to-market":[83],"and":[84,136],"time-to-volume,":[86],"development":[88],"a":[90,96,107,137],"plug-and-play":[91],"testing":[93,115],"based":[94,116],"on":[95,117],"well-defined":[97],"interface":[99],"has":[100,126],"become":[101],"increasingly":[102],"urgent.":[103],"In":[104],"this":[105],"paper,":[106],"fast":[108],"integration":[110],"approach":[111],"for":[112],"multi-clock-domain":[113],"IEEE":[118,132],"Standard":[119],"1500":[120],"proposed.":[122],"proposed":[124,149],"framework":[125],"been":[127],"integrated":[129],"into":[130],"an":[131],"1500-wrapped":[133],"ultrawide-band":[134],"simple":[138],"SoC":[139],"design.":[140],"Experiment":[141],"results":[142],"confirm":[144],"feasibility":[146],"approach.":[150]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}