{"id":"https://openalex.org/W2141184219","doi":"https://doi.org/10.1109/tcad.2010.2048594","title":"A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms","display_name":"A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms","publication_year":2010,"publication_date":"2010-05-28","ids":{"openalex":"https://openalex.org/W2141184219","doi":"https://doi.org/10.1109/tcad.2010.2048594","mag":"2141184219"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2048594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2048594","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060594077","display_name":"Anh Tran","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anh Thien Tran","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","Dept. of Electr. & Comput. Eng., Univ. of California, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111922010","display_name":"Dean N. Truong","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dean Nguyen Truong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","Dept. of Electr. & Comput. Eng., Univ. of California, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058921665","display_name":"Bevan Baas","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bevan Baas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","Dept. of Electr. & Comput. Eng., Univ. of California, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060594077"],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":7.1224,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.97358152,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"29","issue":"6","first_page":"897","last_page":"910"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6773821115493774},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6022651195526123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5659264326095581},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5315238237380981},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4806003272533417},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47951486706733704},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4726991653442383},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.47063350677490234},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4303463101387024},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3975066542625427},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38250112533569336},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.2607836127281189},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.19650349020957947},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12176921963691711},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.0939764678478241},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09388318657875061}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6773821115493774},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6022651195526123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5659264326095581},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5315238237380981},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4806003272533417},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47951486706733704},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4726991653442383},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.47063350677490234},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4303463101387024},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3975066542625427},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38250112533569336},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.2607836127281189},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19650349020957947},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12176921963691711},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0939764678478241},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09388318657875061}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2048594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2048594","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1555915743","https://openalex.org/W1577323490","https://openalex.org/W1633471522","https://openalex.org/W1943426535","https://openalex.org/W2011900848","https://openalex.org/W2017503457","https://openalex.org/W2022038016","https://openalex.org/W2031235329","https://openalex.org/W2035720033","https://openalex.org/W2049962309","https://openalex.org/W2056620549","https://openalex.org/W2069345435","https://openalex.org/W2069940478","https://openalex.org/W2081379617","https://openalex.org/W2095644119","https://openalex.org/W2103497259","https://openalex.org/W2104610013","https://openalex.org/W2105963793","https://openalex.org/W2111172002","https://openalex.org/W2112292992","https://openalex.org/W2112398300","https://openalex.org/W2114522727","https://openalex.org/W2114637081","https://openalex.org/W2115611348","https://openalex.org/W2119081900","https://openalex.org/W2121865749","https://openalex.org/W2123783696","https://openalex.org/W2125788370","https://openalex.org/W2126647846","https://openalex.org/W2133916137","https://openalex.org/W2139075170","https://openalex.org/W2139349254","https://openalex.org/W2140137324","https://openalex.org/W2140267904","https://openalex.org/W2143626656","https://openalex.org/W2147175072","https://openalex.org/W2150872535","https://openalex.org/W2152385473","https://openalex.org/W2157024459","https://openalex.org/W2159005424","https://openalex.org/W2160010046","https://openalex.org/W2166243422","https://openalex.org/W2168082067","https://openalex.org/W2172212694","https://openalex.org/W2176367099","https://openalex.org/W2487142227","https://openalex.org/W2725179571","https://openalex.org/W3103339143","https://openalex.org/W3112867862","https://openalex.org/W3140261852","https://openalex.org/W3209970425","https://openalex.org/W4298011152","https://openalex.org/W6658374045","https://openalex.org/W6674569009"],"related_works":["https://openalex.org/W2055430327","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W2157008728","https://openalex.org/W2092587530"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"This":[3],"paper":[4],"presents":[5],"a":[6,33,47,60,111,124,185],"globally-asynchronous":[7],"locally-synchronous":[8],"(GALS)-compatible":[9],"circuit-switched":[10],"on-chip":[11],"network":[12,89,117],"that":[13],"is":[14,44,71,184],"well":[15],"suited":[16],"for":[17,73],"use":[18],"in":[19,188],"many-core":[20],"platforms":[21],"targeting":[22],"streaming":[23],"digital":[24],"signal":[25],"processing":[26],"and":[27,99,137,139,156,167,169],"embedded":[28],"applications":[29],"which":[30,92,183],"typically":[31],"have":[32],"high":[34],"degree":[35],"of":[36,63,77,108,127,143,200],"task-level":[37],"parallelism":[38],"among":[39],"computational":[40],"kernels.":[41],"Inter-processor":[42],"communication":[43],"achieved":[45],"through":[46],"simple":[48],"yet":[49],"effective":[50],"reconfigurable":[51],"source-synchronous":[52],"network.":[53,79],"Interconnect":[54],"paths":[55],"between":[56],"processors":[57,132],"can":[58],"sustain":[59],"peak":[61],"throughput":[62,126],"one":[64],"word":[65],"per":[66],"cycle.":[67],"A":[68,80],"theoretical":[69],"model":[70],"developed":[72],"analyzing":[74],"the":[75,78,106,159,178,195,201],"performance":[76],"65":[81],"nm":[82],"complementary":[83],"metal-oxide\u2013semiconductor":[84],"GALS":[85],"chip":[86,196],"utilizing":[87],"this":[88,109],"was":[90,120],"fabricated":[91],"contains":[93],"164":[94],"programmable":[95],"processors,":[96],"three":[97,100],"accelerators":[98],"shared":[101],"memory":[102],"modules.":[103],"For":[104],"evaluating":[105],"efficiency":[107],"platform,":[110],"complete":[112],"802.11a":[113],"wireless":[114],"local":[115],"area":[116],"baseband":[118],"receiver":[119,179],"implemented.":[121],"It":[122],"has":[123],"real-time":[125],"54":[128],"Mb/s":[129],"with":[130,146],"all":[131],"running":[133],"at":[134,165,174],"594":[135],"MHz":[136],"0.95-V,":[138],"consumes":[140,180],"an":[141],"average":[142],"174.8":[144],"mW":[145,148],"12.2":[147],"(or":[149],"7.0%)":[150],"dissipated":[151],"by":[152],"its":[153],"interconnect":[154],"links":[155],"switches.":[157],"With":[158],"chip's":[160],"dual":[161],"supply":[162],"voltages":[163],"set":[164],"0.95-V":[166],"0.75-V,":[168],"individual":[170],"processors'":[171],"oscillators":[172],"operating":[173],"workload-based":[175],"optimal":[176],"frequencies,":[177],"123.2":[181],"mW,":[182],"29.5%":[186],"reduction":[187],"power.":[189],"Measured":[190],"power":[191],"consumption":[192],"values":[193],"from":[194],"are":[197],"within":[198],"2\u20135%":[199],"estimated":[202],"values.":[203],"</para>":[204]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}