{"id":"https://openalex.org/W2097643666","doi":"https://doi.org/10.1109/tcad.2010.2044846","title":"EOF: Efficient Built-In Redundancy Analysis Methodology With Optimal Repair Rate","display_name":"EOF: Efficient Built-In Redundancy Analysis Methodology With Optimal Repair Rate","publication_year":2010,"publication_date":"2010-06-24","ids":{"openalex":"https://openalex.org/W2097643666","doi":"https://doi.org/10.1109/tcad.2010.2044846","mag":"2097643666"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2044846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2044846","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102177625","display_name":"Myung-Hoon Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Myung-Hoon Yang","raw_affiliation_strings":["Flash Development Division, Hynix Semiconductor, Inc., Gyeonggi, South Korea","Dev. Div., Hynix Semicond. Inc., Icheon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flash Development Division, Hynix Semiconductor, Inc., Gyeonggi, South Korea","institution_ids":[]},{"raw_affiliation_string":"Dev. Div., Hynix Semicond. Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102897537","display_name":"Hyungjun Cho","orcid":"https://orcid.org/0000-0001-9666-8387"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyungjun Cho","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004519266","display_name":"Wooheon Kang","orcid":"https://orcid.org/0009-0003-3272-1582"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wooheon Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0968,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.79818723,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"29","issue":"7","first_page":"1130","last_page":"1135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8689888715744019},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7097299098968506},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.5243028402328491},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5035712122917175},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4335237741470337},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3780883550643921},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12727800011634827}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8689888715744019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7097299098968506},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.5243028402328491},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5035712122917175},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4335237741470337},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3780883550643921},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12727800011634827},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2044846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2044846","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1973508428","https://openalex.org/W1984453067","https://openalex.org/W1988388144","https://openalex.org/W2038176281","https://openalex.org/W2040066907","https://openalex.org/W2044407030","https://openalex.org/W2098987953","https://openalex.org/W2104289719","https://openalex.org/W2108725798","https://openalex.org/W2110881464","https://openalex.org/W2110902223","https://openalex.org/W2122979515","https://openalex.org/W2132584944","https://openalex.org/W2132635813","https://openalex.org/W2136323667","https://openalex.org/W2145302308","https://openalex.org/W2151906012","https://openalex.org/W2155640457","https://openalex.org/W2159103279","https://openalex.org/W2169087039","https://openalex.org/W3203143386","https://openalex.org/W6678212036"],"related_works":["https://openalex.org/W2372318178","https://openalex.org/W2067279514","https://openalex.org/W3209466718","https://openalex.org/W2337334590","https://openalex.org/W2524718329","https://openalex.org/W3216201951","https://openalex.org/W1530507059","https://openalex.org/W206301406","https://openalex.org/W2355543518","https://openalex.org/W2267274201"],"abstract_inverted_index":{"Faulty":[0],"cell":[1],"repair":[2,35,91],"with":[3,37,93],"redundancy":[4,12],"can":[5,50,88],"improve":[6],"memory":[7],"yield.":[8],"In":[9],"particular,":[10],"built-in":[11],"analysis":[13,41,99],"(BIRA)":[14],"is":[15],"widely":[16],"used":[17],"to":[18,31,103],"enhance":[19],"the":[20,33,53,58,68,84],"yield":[21],"of":[22,55,70],"embedded":[23],"memories.":[24],"We":[25],"propose":[26],"an":[27],"efficient":[28],"BIRA":[29,86,105],"algorithm":[30,49],"achieve":[32,89],"optimal":[34,90],"rate":[36,92],"a":[38],"very":[39],"short":[40,98],"time":[42],"and":[43,74,97],"low":[44,94],"hardware":[45,95],"cost.":[46],"The":[47],"proposed":[48,85],"significantly":[51],"reduce":[52],"number":[54,69],"backtracks":[56],"in":[57,77],"exhaustive":[59],"search":[60],"algorithm:":[61],"it":[62],"uses":[63],"early":[64],"termination":[65],"based":[66],"on":[67],"orthogonal":[71],"faulty":[72],"cells":[73],"fault":[75,78],"classification":[76],"collection.":[79],"Experimental":[80],"results":[81],"show":[82],"that":[83],"methodology":[87],"overhead":[96],"time,":[100],"as":[101],"compared":[102],"previous":[104],"methods.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}