{"id":"https://openalex.org/W2151638498","doi":"https://doi.org/10.1109/tcad.2010.2043593","title":"IR-Drop Management in FPGAs","display_name":"IR-Drop Management in FPGAs","publication_year":2010,"publication_date":"2010-05-28","ids":{"openalex":"https://openalex.org/W2151638498","doi":"https://doi.org/10.1109/tcad.2010.2043593","mag":"2151638498"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2043593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2043593","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081266273","display_name":"Akhilesh Kumar","orcid":"https://orcid.org/0000-0002-0141-6388"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Akhilesh Kumar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohab Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4713,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.84663293,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"29","issue":"6","first_page":"988","last_page":"993"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.7890630960464478},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7439948320388794},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.68287593126297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5952747464179993},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.5751875042915344},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5541083216667175},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5298001170158386},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.5209363698959351},{"id":"https://openalex.org/keywords/drop","display_name":"Drop (telecommunication)","score":0.4228166937828064},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41987839341163635},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4169946312904358},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3044900596141815},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2033768594264984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1985551118850708},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1602696180343628},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12041348218917847}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.7890630960464478},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7439948320388794},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.68287593126297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5952747464179993},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.5751875042915344},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5541083216667175},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5298001170158386},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.5209363698959351},{"id":"https://openalex.org/C2781345722","wikidata":"https://www.wikidata.org/wiki/Q5308388","display_name":"Drop (telecommunication)","level":2,"score":0.4228166937828064},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41987839341163635},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4169946312904358},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3044900596141815},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2033768594264984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1985551118850708},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1602696180343628},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12041348218917847},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2043593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2043593","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1483094768","https://openalex.org/W1501346096","https://openalex.org/W1523051745","https://openalex.org/W1719300925","https://openalex.org/W1875426944","https://openalex.org/W1963495246","https://openalex.org/W1969223410","https://openalex.org/W2031598025","https://openalex.org/W2069345435","https://openalex.org/W2094806828","https://openalex.org/W2100923005","https://openalex.org/W2124299009","https://openalex.org/W2129021906","https://openalex.org/W2134980804","https://openalex.org/W2143949110","https://openalex.org/W2148837165","https://openalex.org/W2162135665","https://openalex.org/W4256292457","https://openalex.org/W6637449779","https://openalex.org/W6680321542","https://openalex.org/W6681260776"],"related_works":["https://openalex.org/W2493360346","https://openalex.org/W2363818268","https://openalex.org/W2108172432","https://openalex.org/W4245545105","https://openalex.org/W2018764485","https://openalex.org/W2109799272","https://openalex.org/W4233629644","https://openalex.org/W4255681223","https://openalex.org/W2319035808","https://openalex.org/W2541000087"],"abstract_inverted_index":{"This":[0],"paper":[1,114],"presents":[2],"novel":[3],"computer-aided":[4],"design":[5,109],"(CAD)":[6],"techniques":[7,45,68,110],"for":[8],"mitigating":[9],"IR-drops":[10,47],"in":[11,27,30,60,93,101,112],"field-programmable":[12],"gate":[13],"arrays":[14],"(FPGAs).":[15],"The":[16,43,65],"proposed":[17,44,66,111],"placement":[18,83],"and":[19,48,84,96],"routing":[20,85],"relies":[21],"on":[22,121],"reducing":[23],"the":[24,31,36,39,49,52,58,61,77,108],"switching":[25],"activities":[26],"local":[28],"regions":[29],"FPGA":[32],"fabric":[33],"to":[34,91,98],"improve":[35],"profile":[37],"of":[38,51,89,104,119],"supply":[40,53],"voltage":[41,54],"distribution.":[42],"reduce":[46],"variance":[50],"distribution":[55],"across":[56],"all":[57],"nodes":[59],"power":[62,78],"grid":[63,79],"network.":[64],"CAD":[67],"are":[69],"efficient":[70],"as":[71],"they":[72],"do":[73],"not":[74],"require":[75],"solving":[76],"model":[80],"at":[81],"every":[82],"iteration.":[86],"A":[87],"reduction":[88,100],"up":[90,97],"53%":[92],"maximum":[94],"IR-drop":[95],"66%":[99],"standard":[102],"deviation":[103],"is":[105],"obtained":[106],"from":[107],"this":[113],"with":[115],"an":[116],"average":[117],"impact":[118],"3%":[120],"circuit":[122],"delay.":[123]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}