{"id":"https://openalex.org/W2113046208","doi":"https://doi.org/10.1109/tcad.2010.2043586","title":"Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews","display_name":"Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews","publication_year":2010,"publication_date":"2010-04-26","ids":{"openalex":"https://openalex.org/W2113046208","doi":"https://doi.org/10.1109/tcad.2010.2043586","mag":"2113046208"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2043586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2043586","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079362458","display_name":"Jiawei Fang","orcid":"https://orcid.org/0009-0003-5614-3000"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jia-Wei Fang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Taiwan Semiconductor Manufacturing Company Limited, Taiwan","National Taiwan University Taipei,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company Limited, Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"National Taiwan University Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079362458"],"corresponding_institution_ids":["https://openalex.org/I16733864","https://openalex.org/I4210120917"],"apc_list":null,"apc_paid":null,"fwci":4.041,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.94127031,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"29","issue":"5","first_page":"711","last_page":"721"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7192627191543579},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6804536581039429},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5079134106636047},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5048215985298157},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47817522287368774},{"id":"https://openalex.org/keywords/flip-chip","display_name":"Flip chip","score":0.47740688920021057},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.42663252353668213},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.41363003849983215},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3777468800544739},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35462185740470886},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35256218910217285},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33979594707489014},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.3109005093574524},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.22718793153762817},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18748950958251953},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.17388373613357544},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10349968075752258}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7192627191543579},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6804536581039429},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5079134106636047},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5048215985298157},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47817522287368774},{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.47740688920021057},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.42663252353668213},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.41363003849983215},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3777468800544739},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35462185740470886},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35256218910217285},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33979594707489014},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.3109005093574524},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.22718793153762817},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18748950958251953},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.17388373613357544},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10349968075752258},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2043586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2043586","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1985647466","https://openalex.org/W2030047835","https://openalex.org/W2033614948","https://openalex.org/W2041569531","https://openalex.org/W2090146793","https://openalex.org/W2113046208","https://openalex.org/W2120532032","https://openalex.org/W2134623492","https://openalex.org/W2147329645","https://openalex.org/W2147776496","https://openalex.org/W2171200308","https://openalex.org/W4237886783","https://openalex.org/W6678114595","https://openalex.org/W6679984190"],"related_works":["https://openalex.org/W757657516","https://openalex.org/W2539097916","https://openalex.org/W4377970799","https://openalex.org/W2944616377","https://openalex.org/W3127002380","https://openalex.org/W2251995179","https://openalex.org/W2556128816","https://openalex.org/W2351878639","https://openalex.org/W2181601090","https://openalex.org/W2768774055"],"abstract_inverted_index":{"The":[0,102,153],"area-input/output":[1],"(I/O)":[2],"flip-chip":[3,72],"package":[4,26,47],"provides":[5],"a":[6,92,110,169],"high":[7],"chip-density":[8],"solution":[9,148],"to":[10,59,109,173],"the":[11,41,51,57,61,120,131,143,146,150,158,175,193],"demand":[12],"of":[13,95],"more":[14],"I/Os":[15],"in":[16,56],"very":[17],"large":[18],"scale":[19],"integration":[20],"designs;":[21],"it":[22],"can":[23,136,188],"achieve":[24,189],"smaller":[25],"size,":[27],"shorter":[28],"wirelength,":[29],"and":[30,33,46,49,76,82,86,118,126,145,166,192],"better":[31],"signal":[32,79],"power":[34],"integrity.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39,135],"introduce":[40],"routing":[42,66,97,104,122,140,155,159,195],"problem":[43,67],"for":[44,71],"chip":[45],"co-design":[48],"present":[50],"<i":[52],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[53],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">first</i>":[54],"work":[55],"literature":[58],"handle":[60],"multiple":[62],"re-distribution":[63],"layer":[64,77],"(RDL)":[65],"(without":[68],"RDL":[69,100,121,139,154],"vias)":[70],"designs,":[73],"considering":[74],"pin":[75],"assignment,":[78],"integrity,":[80],"signal-skew":[81],"total":[83],"wirelength":[84,196],"minimization,":[85],"chip-package":[87],"co-design.":[88],"Our":[89],"router":[90,187],"adopts":[91],"two-stage":[93],"technique":[94],"global":[96,103],"followed":[98],"by":[99],"routing.":[101,176],"assigns":[105],"each":[106],"block":[107],"port":[108],"unique":[111],"bump":[112,127,164],"pad":[113,117],"via":[114],"an":[115],"I/O":[116,124],"decides":[119],"among":[123],"pads":[125,165],"pads.":[128],"Based":[129],"on":[130,180],"minimum-cost":[132],"maximum-flow":[133],"algorithm,":[134],"guarantee":[137],"100%":[138,170,190],"completion":[141],"after":[142],"assignment":[144],"optimal":[147,194],"with":[149],"minimum":[151],"wirelength.":[152],"efficiently":[156],"distributes":[157],"points":[160],"between":[161],"two":[162],"adjacent":[163],"then":[167],"generates":[168],"routable":[171],"sequence":[172],"complete":[174],"Experimental":[177],"results":[178],"based":[179],"12":[181],"industry":[182],"designs":[183],"demonstrate":[184],"that":[185],"our":[186],"routability":[191],"under":[197],"reasonable":[198],"central":[199],"processing":[200],"unit":[201],"times,":[202],"while":[203],"related":[204],"works":[205],"cannot.":[206]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}