{"id":"https://openalex.org/W2907734402","doi":"https://doi.org/10.1109/tcad.2009.2035564","title":"A Routing Approach to Reduce Glitches in Low Power FPGAs","display_name":"A Routing Approach to Reduce Glitches in Low Power FPGAs","publication_year":2010,"publication_date":"2010-01-26","ids":{"openalex":"https://openalex.org/W2907734402","doi":"https://doi.org/10.1109/tcad.2009.2035564","mag":"2907734402"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2035564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2035564","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106446445","display_name":"Quang Huy \u0110inh","orcid":"https://orcid.org/0009-0008-9560-8823"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Quang Dinh","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin D. F. Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5106446445"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":3.175,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92384115,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":"29","issue":"2","first_page":"235","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.9706851840019226},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7783325910568237},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7715334892272949},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6757844090461731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6744312644004822},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6252316236495972},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6248977184295654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5062457919120789},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5039486289024353},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.46594536304473877},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3289172947406769},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32840365171432495},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24996504187583923},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1571776568889618},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.12295573949813843},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11228561401367188},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.05773252248764038}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.9706851840019226},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7783325910568237},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7715334892272949},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6757844090461731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6744312644004822},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6252316236495972},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6248977184295654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5062457919120789},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5039486289024353},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.46594536304473877},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3289172947406769},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32840365171432495},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24996504187583923},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1571776568889618},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.12295573949813843},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11228561401367188},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.05773252248764038},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2035564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2035564","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1905608265","https://openalex.org/W2017650358","https://openalex.org/W2097521167","https://openalex.org/W2120413316","https://openalex.org/W2123040618","https://openalex.org/W2125272903","https://openalex.org/W2139637699","https://openalex.org/W2140615181","https://openalex.org/W2141248063","https://openalex.org/W2141752451","https://openalex.org/W2148701953","https://openalex.org/W2151807819","https://openalex.org/W2158102622","https://openalex.org/W2158151684","https://openalex.org/W2169528473","https://openalex.org/W2275304190","https://openalex.org/W4232904085","https://openalex.org/W4241239131","https://openalex.org/W4246698846"],"related_works":["https://openalex.org/W2357202691","https://openalex.org/W3011777831","https://openalex.org/W3000219924","https://openalex.org/W1601736976","https://openalex.org/W2144537339","https://openalex.org/W2076676192","https://openalex.org/W3027039334","https://openalex.org/W2005165833","https://openalex.org/W2907734402","https://openalex.org/W2128701724"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,51],"novel":[4],"approach":[5],"to":[6,42,97],"reduce":[7],"dynamic":[8,57,94],"power":[9,84],"in":[10,82,93],"field-programmable":[11],"gate":[12],"arrays":[13],"(FPGAs)":[14],"by":[15],"reducing":[16,56],"glitches":[17],"during":[18],"routing.":[19],"It":[20],"finds":[21],"alternative":[22],"routes":[23,44],"for":[24,72],"early-arriving":[25],"signals":[26],"so":[27],"that":[28,76],"signal":[29],"arrival":[30],"times":[31],"at":[32,55],"look-up":[33],"tables":[34],"are":[35],"aligned.":[36],"We":[37],"developed":[38],"an":[39,77,90],"efficient":[40],"algorithm":[41,71],"find":[43],"with":[45],"target":[46],"delays":[47],"and":[48,102],"then":[49],"built":[50],"glitch-aware":[52,69],"router":[53],"aiming":[54],"power.":[58],"To":[59],"the":[60,67,98],"best":[61],"of":[62,79],"our":[63],"knowledge,":[64],"this":[65],"is":[66,85],"first":[68],"routing":[70],"FPGAs.":[73],"Experiments":[74],"show":[75],"average":[78],"27%":[80],"reduction":[81,92],"glitch":[83],"achieved,":[86],"which":[87],"translates":[88],"into":[89],"11%":[91],"power,":[95],"compared":[96],"glitch-unaware":[99],"versatile":[100],"place":[101],"route's":[103],"router.":[104]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}