{"id":"https://openalex.org/W1985067972","doi":"https://doi.org/10.1109/tcad.2009.2035532","title":"Pessimism Reduction in Coupling-Aware Static Timing Analysis Using Timing and Logic Filtering","display_name":"Pessimism Reduction in Coupling-Aware Static Timing Analysis Using Timing and Logic Filtering","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W1985067972","doi":"https://doi.org/10.1109/tcad.2009.2035532","mag":"1985067972"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2035532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2035532","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111922604","display_name":"Debasish Das","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Debasish Das","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, Northwestern University, Evanston, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037460485","display_name":"Kip Killpack","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kip Killpack","raw_affiliation_strings":["Converged Core Development Organization, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Converged Core Development Organization, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110899319","display_name":"Chandramouli Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandramouli Kashyap","raw_affiliation_strings":["Strategic Computer-Aided Design Laboratory, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic Computer-Aided Design Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036507220","display_name":"Abhijit Jas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Jas","raw_affiliation_strings":["Validation and Test Solutions Group, Intel Corporation, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Validation and Test Solutions Group, Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103038285","display_name":"Hai Zhou","orcid":"https://orcid.org/0000-0003-4824-7179"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, Northwestern University, Evanston, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07044488,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"29","issue":"3","first_page":"466","last_page":"478"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pessimism","display_name":"Pessimism","score":0.7762073874473572},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7497303485870361},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.6424750089645386},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6040470004081726},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5342046022415161},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5330855846405029},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.47808361053466797},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2704375386238098},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1749284565448761},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11150974035263062}],"concepts":[{"id":"https://openalex.org/C9992130","wikidata":"https://www.wikidata.org/wiki/Q484954","display_name":"Pessimism","level":2,"score":0.7762073874473572},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7497303485870361},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.6424750089645386},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6040470004081726},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5342046022415161},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5330855846405029},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.47808361053466797},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2704375386238098},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1749284565448761},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11150974035263062},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2009.2035532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2035532","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.323.9206","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.323.9206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.eecs.northwestern.edu/~haizhou/publications/aspdac08das.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1513339763","https://openalex.org/W1547254974","https://openalex.org/W1556099140","https://openalex.org/W1599867408","https://openalex.org/W1984588379","https://openalex.org/W1997117124","https://openalex.org/W2042442795","https://openalex.org/W2058451750","https://openalex.org/W2074068637","https://openalex.org/W2090297007","https://openalex.org/W2114505736","https://openalex.org/W2115445209","https://openalex.org/W2118300947","https://openalex.org/W2119241964","https://openalex.org/W2123692429","https://openalex.org/W2124335830","https://openalex.org/W2142785340","https://openalex.org/W2145539779","https://openalex.org/W2148151394","https://openalex.org/W2151023294","https://openalex.org/W2151400049","https://openalex.org/W2153558271","https://openalex.org/W2154363431","https://openalex.org/W2154767422","https://openalex.org/W2160444875","https://openalex.org/W2162523242","https://openalex.org/W2165210723","https://openalex.org/W2169269747","https://openalex.org/W2171509020","https://openalex.org/W2894656633","https://openalex.org/W4252188943","https://openalex.org/W4301264637","https://openalex.org/W6649522995","https://openalex.org/W6665003412","https://openalex.org/W6684514280"],"related_works":["https://openalex.org/W4380987628","https://openalex.org/W2418537576","https://openalex.org/W2557514562","https://openalex.org/W214945085","https://openalex.org/W1987935396","https://openalex.org/W3126025002","https://openalex.org/W2354456418","https://openalex.org/W3197683035","https://openalex.org/W2374935031","https://openalex.org/W2034131677"],"abstract_inverted_index":{"With":[0],"continued":[1],"scaling":[2],"of":[3,10,95,97],"technology":[4],"into":[5],"nanometer":[6],"regimes,":[7],"the":[8,25],"impact":[9],"coupling":[11,53],"induced":[12],"delay":[13],"variations":[14],"is":[15],"significant.":[16],"While":[17],"several":[18],"coupling-aware":[19],"static":[20],"timers":[21],"have":[22],"been":[23],"proposed,":[24],"results":[26],"are":[27],"often":[28],"pessimistic":[29],"with":[30],"many":[31],"false":[32],"failures.":[33],"We":[34,49],"present":[35],"an":[36,83],"integrated":[37],"iterative":[38],"timing":[39,76,102],"filtering":[40,43,103],"and":[41,59,61],"logic":[42,109],"based":[44,55],"approach":[45],"to":[46],"reduce":[47],"pessimism.":[48],"use":[50],"a":[51,79,91],"realistic":[52],"model":[54],"on":[56],"arrival":[57],"times":[58],"slews,":[60],"show":[62],"that":[63,105],"non-iterative":[64],"pessimism":[65,93],"reduction":[66,94],"algorithms":[67],"proposed":[68],"in":[69],"previous":[70],"research":[71],"may":[72],"give":[73],"potentially":[74],"non-conservative":[75],"results.":[77],"On":[78],"functional":[80],"block":[81],"from":[82],"industrial":[84],"65":[85],"nm":[86],"microprocessor,":[87],"our":[88],"algorithm":[89],"produced":[90],"maximum":[92],"11.18%":[96],"cycle":[98],"time":[99],"over":[100],"converged":[101],"analysis":[104],"does":[106],"not":[107],"consider":[108],"constraints.":[110]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}