{"id":"https://openalex.org/W2122780402","doi":"https://doi.org/10.1109/tcad.2009.2034349","title":"A Scalable Test Structure for Multicore Chip","display_name":"A Scalable Test Structure for Multicore Chip","publication_year":2009,"publication_date":"2009-12-24","ids":{"openalex":"https://openalex.org/W2122780402","doi":"https://doi.org/10.1109/tcad.2009.2034349","mag":"2122780402"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2034349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2034349","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100647758","display_name":"Sukanta Das","orcid":"https://orcid.org/0000-0001-6110-5082"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sukanta Das","raw_affiliation_strings":["Department of Information Technology, Bengal Engineering and Science University, Shibpur, West Bengal, India","[Department of Information Technology, Bengal Engineering and Science University, Shibpur, West Bengal, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, Bengal Engineering and Science University, Shibpur, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"[Department of Information Technology, Bengal Engineering and Science University, Shibpur, West Bengal, India]","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089134920","display_name":"Biplab K. Sikdar","orcid":"https://orcid.org/0000-0002-9394-8540"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Biplab K. Sikdar","raw_affiliation_strings":["Department of Information Technology, Bengal Engineering and Science University, Shibpur, West Bengal, India","[Department of Computer Science and Technology, Bengal Engineering and Science University, Shibpur, West Bengal, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, Bengal Engineering and Science University, Shibpur, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"[Department of Computer Science and Technology, Bengal Engineering and Science University, Shibpur, West Bengal, India]","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0723,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.78813399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"29","issue":"1","first_page":"127","last_page":"137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5949532985687256},{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.5856701135635376},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5313162207603455},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.5197262763977051},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5158747434616089},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4388483762741089},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4252017140388489},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39410531520843506},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2973700761795044},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.26343297958374023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2117871642112732}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5949532985687256},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.5856701135635376},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5313162207603455},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.5197262763977051},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5158747434616089},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4388483762741089},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4252017140388489},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39410531520843506},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2973700761795044},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.26343297958374023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2117871642112732},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2034349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2034349","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W29127030","https://openalex.org/W260727648","https://openalex.org/W1515082873","https://openalex.org/W1541126410","https://openalex.org/W1572467655","https://openalex.org/W2020367883","https://openalex.org/W2071207516","https://openalex.org/W2071911882","https://openalex.org/W2097890209","https://openalex.org/W2099776611","https://openalex.org/W2101372052","https://openalex.org/W2104877508","https://openalex.org/W2111755940","https://openalex.org/W2119000563","https://openalex.org/W2121266668","https://openalex.org/W2125979700","https://openalex.org/W2133632759","https://openalex.org/W2143356773","https://openalex.org/W2144033909","https://openalex.org/W2151905619","https://openalex.org/W3151671041","https://openalex.org/W3198310217","https://openalex.org/W3216829238","https://openalex.org/W4229753892","https://openalex.org/W6668400972","https://openalex.org/W6675163297","https://openalex.org/W6681008240"],"related_works":["https://openalex.org/W2988803943","https://openalex.org/W3195404686","https://openalex.org/W3197756843","https://openalex.org/W2998159925","https://openalex.org/W2504004674","https://openalex.org/W2161451071","https://openalex.org/W2790612152","https://openalex.org/W1976376596","https://openalex.org/W245619166","https://openalex.org/W2098218272"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"This":[3,76],"paper":[4],"reports":[5],"an":[6],"efficient":[7,39],"synthesis":[8],"scheme":[9],"for":[10,42,85,99],"pseudorandom":[11,33],"pattern":[12,83],"generators":[13,84],"(PRPGs)":[14],"of":[15,51,80,95,110,116,124,134,142,154],"arbitrary":[16],"length.":[17],"The":[18,48,113],"<formula":[19,28,53,62,155],"formulatype=\"inline\">":[20],"<tex":[21],"Notation=\"TeX\">$n$</tex></formula>-bit":[22],"PRPG,":[23,66],"synthesized":[24],"in":[25,67,107],"linear":[26],"time":[27,69],"formulatype=\"inline\"><tex":[29,54,63,156],"Notation=\"TeX\">$(O(n))$</tex></formula>,":[30],"generates":[31],"quality":[32],"patterns":[34],"leading":[35],"to":[36,59,140],"a":[37,126],"highly":[38],"test":[40,82,97,111,137],"logic":[41],"the":[43,61,73,78,86,93,108,122,131,135,143],"very-large-scale":[44],"integration":[45],"(VLSI)":[46],"circuit.":[47],"cascadable":[49],"structure":[50,138],"proposed":[52,136],"Notation=\"TeX\">$n$</tex></formula>-cell":[55],"PRPG":[56],"is":[57],"utilized":[58],"construct":[60],"Notation=\"TeX\">$(n+1)$</tex>":[64],"</formula>-cell":[65],"two":[68],"steps,":[70],"without":[71],"sacrificing":[72],"pseudorandomness":[74],"quality.":[75],"eases":[77],"design":[79],"on-chip":[81],"system-on-a-chip":[87],"implementing":[88],"multiple":[89],"cores.":[90],"It":[91],"avoids":[92],"requirement":[94],"disparate":[96],"hardware":[98],"different":[100],"cores":[101],"and":[102],"thereby":[103],"ensures":[104],"drastic":[105],"reduction":[106],"cost":[109],"logic.":[112],"effective":[114],"characterization":[115],"nonlinear":[117],"cellular":[118],"automata":[119],"(CA)":[120],"provides":[121],"foundation":[123],"such":[125],"design.":[127],"Extensive":[128],"experimentation":[129],"confirms":[130],"better":[132],"efficiency":[133],"compared":[139],"that":[141],"conventional":[144],"designs,":[145],"developed":[146],"around":[147],"maximal":[148],"length":[149],"CA/linear":[150],"feedback":[151],"shift":[152],"register":[153],"Notation=\"TeX\">$O(n^{3})$</tex>":[157],"</formula>":[158],"complexity.":[159],"</para>":[160]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}