{"id":"https://openalex.org/W2142000962","doi":"https://doi.org/10.1109/tcad.2009.2034343","title":"Effective Corner-Based Techniques for Variation-Aware IC Timing Verification","display_name":"Effective Corner-Based Techniques for Variation-Aware IC Timing Verification","publication_year":2009,"publication_date":"2009-12-24","ids":{"openalex":"https://openalex.org/W2142000962","doi":"https://doi.org/10.1109/tcad.2009.2034343","mag":"2142000962"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2034343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2034343","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074463063","display_name":"Lu\u00eds Guerra e Silva","orcid":"https://orcid.org/0000-0001-5761-0131"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Luis Guerra e Silva","raw_affiliation_strings":["Department of Information Systems and Computer Science, Instituto Superior \u00e9cnico, Technical University of Lisbon, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Systems and Computer Science, Instituto Superior \u00e9cnico, Technical University of Lisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I141596103","https://openalex.org/I203847022"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060124540","display_name":"Joel Phillips","orcid":"https://orcid.org/0000-0002-3437-425X"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel Phillips","raw_affiliation_strings":["Cadence Research Laboratories, Cadence Design Systems, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Research Laboratories, Cadence Design Systems, Berkeley, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052100713","display_name":"L. Miguel Silveira","orcid":"https://orcid.org/0000-0003-3542-229X"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["PT","US"],"is_corresponding":false,"raw_author_name":"L. Miguel Silveira","raw_affiliation_strings":["Cadence Research Laboratories, Cadence Design Systems, Berkeley, CA, USA","Department of Electrical and Computer Engineering, Instituto Superior T\u00e9cnico, Technical University of Lisbon, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Research Laboratories, Cadence Design Systems, Berkeley, CA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Instituto Superior T\u00e9cnico, Technical University of Lisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I141596103","https://openalex.org/I203847022"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5561,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85301117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"29","issue":"1","first_page":"157","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6344508528709412},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6250472664833069},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.6229103803634644},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.597603976726532},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5702060461044312},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.5474668741226196},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4807005524635315},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.47279495000839233},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.47197943925857544},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4523400664329529},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4403519928455353},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43819817900657654},{"id":"https://openalex.org/keywords/sign","display_name":"Sign (mathematics)","score":0.425251841545105},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.32481950521469116},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20657533407211304},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1909348964691162},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16789773106575012},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15247488021850586},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07456481456756592}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6344508528709412},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6250472664833069},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.6229103803634644},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.597603976726532},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5702060461044312},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.5474668741226196},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4807005524635315},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.47279495000839233},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.47197943925857544},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4523400664329529},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4403519928455353},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43819817900657654},{"id":"https://openalex.org/C139676723","wikidata":"https://www.wikidata.org/wiki/Q1193832","display_name":"Sign (mathematics)","level":2,"score":0.425251841545105},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32481950521469116},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20657533407211304},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1909348964691162},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16789773106575012},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15247488021850586},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07456481456756592},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2034343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2034343","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1966741973","https://openalex.org/W1978543128","https://openalex.org/W2047518460","https://openalex.org/W2062907832","https://openalex.org/W2121845874","https://openalex.org/W2126564504","https://openalex.org/W2144931885","https://openalex.org/W2148507902","https://openalex.org/W2163262735","https://openalex.org/W2296319761","https://openalex.org/W2544718775","https://openalex.org/W4237955880","https://openalex.org/W4248062893","https://openalex.org/W4250589301","https://openalex.org/W6641884055"],"related_works":["https://openalex.org/W2135500595","https://openalex.org/W2085176210","https://openalex.org/W2393977054","https://openalex.org/W2016076352","https://openalex.org/W2089145539","https://openalex.org/W2035644989","https://openalex.org/W2007131406","https://openalex.org/W2157982046","https://openalex.org/W2032642924","https://openalex.org/W2142000962"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"Traditional":[3],"integrated":[4,101],"circuit":[5],"timing":[6,120],"sign-off":[7],"consists":[8],"of":[9,16,20,39,64,96,114],"verifying":[10],"a":[11,14],"design":[12],"for":[13,90,119],"set":[15],"carefully":[17],"chosen":[18,34],"combinations":[19],"process":[21,42,124],"and":[22,41,44,52,93,98,111],"operating":[23,53],"parameter":[24],"extremes,":[25],"referred":[26],"to":[27,47,60,67,77,123],"as":[28],"corners.":[29],"Such":[30],"corners":[31,95],"are":[32,45],"usually":[33],"based":[35],"on":[36],"the":[37,49,62,106],"knowledge":[38],"designers":[40],"engineers,":[43],"expected":[46],"cover":[48],"worst-case":[50],"fabrication":[51],"scenarios.":[54],"With":[55],"increasingly":[56],"more":[57,73],"detailed":[58],"attention":[59],"variability,":[61],"number":[63],"potential":[65],"conditions":[66,116],"examine":[68],"can":[69],"be":[70],"exponentially":[71],"large,":[72],"than":[74],"is":[75],"possible":[76],"handle":[78],"with":[79],"straightforward":[80],"exhaustive":[81],"analysis.":[82],"This":[83],"paper":[84],"presents":[85],"efficient":[86,110],"yet":[87],"exact":[88],"techniques":[89,108],"computing":[91],"worst-delay":[92],"worst-slack":[94],"combinational":[97],"sequential":[99],"digital":[100],"circuits.":[102],"Results":[103],"show":[104],"that":[105],"proposed":[107],"enable":[109],"accurate":[112],"detection":[113],"failing":[115],"while":[117],"accounting":[118],"variability":[121],"due":[122],"variations.":[125],"</para>":[126]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}