{"id":"https://openalex.org/W2098771792","doi":"https://doi.org/10.1109/tcad.2009.2030595","title":"Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA)","display_name":"Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA)","publication_year":2009,"publication_date":"2009-09-21","ids":{"openalex":"https://openalex.org/W2098771792","doi":"https://doi.org/10.1109/tcad.2009.2030595","mag":"2098771792"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2030595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2030595","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026644501","display_name":"Sung-Boem Park","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Boem Park","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004764940","display_name":"Ted Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Hong","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","Depts. of Electr. Eng. & Comput. Sci., Stanford Univ., Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Depts. of Electr. Eng. & Comput. Sci., Stanford Univ., Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":7.807,"has_fulltext":false,"cited_by_count":92,"citation_normalized_percentile":{"value":0.97739898,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"28","issue":"10","first_page":"1545","last_page":"1558"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7171118855476379},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5736807584762573},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5618896484375},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5469040274620056},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4841080904006958},{"id":"https://openalex.org/keywords/software-bug","display_name":"Software bug","score":0.42848047614097595},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37126171588897705},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3505816161632538},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34567883610725403},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22389152646064758},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19170573353767395},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17507174611091614}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7171118855476379},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5736807584762573},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5618896484375},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5469040274620056},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4841080904006958},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.42848047614097595},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37126171588897705},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3505816161632538},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34567883610725403},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22389152646064758},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19170573353767395},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17507174611091614},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2030595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2030595","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W562280644","https://openalex.org/W1510808677","https://openalex.org/W1548103673","https://openalex.org/W1566296806","https://openalex.org/W1952649965","https://openalex.org/W1965210897","https://openalex.org/W1976431848","https://openalex.org/W1977375970","https://openalex.org/W1981514768","https://openalex.org/W2004749420","https://openalex.org/W2020584063","https://openalex.org/W2051416929","https://openalex.org/W2066462613","https://openalex.org/W2104225326","https://openalex.org/W2108806129","https://openalex.org/W2114179668","https://openalex.org/W2119913792","https://openalex.org/W2122146819","https://openalex.org/W2123205813","https://openalex.org/W2123815023","https://openalex.org/W2124438715","https://openalex.org/W2133218998","https://openalex.org/W2138849113","https://openalex.org/W2144984544","https://openalex.org/W2145314233","https://openalex.org/W2145913625","https://openalex.org/W2150148998","https://openalex.org/W2151845324","https://openalex.org/W2153425417","https://openalex.org/W2159869022","https://openalex.org/W2169596872","https://openalex.org/W2170454670","https://openalex.org/W2889024928","https://openalex.org/W3139542001","https://openalex.org/W4231340621","https://openalex.org/W4232307912","https://openalex.org/W4240143320","https://openalex.org/W4248445118","https://openalex.org/W6644658493","https://openalex.org/W6678469072"],"related_works":["https://openalex.org/W2362222286","https://openalex.org/W3094920005","https://openalex.org/W2389537118","https://openalex.org/W2374444867","https://openalex.org/W2385422506","https://openalex.org/W2354844719","https://openalex.org/W3112086002","https://openalex.org/W2387891317","https://openalex.org/W2376817016","https://openalex.org/W2063558432"],"abstract_inverted_index":{"Instruction":[0],"Footprint":[1],"Recording":[2],"and":[3,21,43,77,131],"Analysis":[4],"(IFRA)":[5],"overcomes":[6],"challenges":[7],"associated":[8],"with":[9,89,157],"an":[10],"expensive":[11],"step":[12],"in":[13,62,152],"post-silicon":[14,64,99,115],"validation":[15,66],"of":[16,41,59,94,108,129],"processors-pinpointing":[17],"the":[18,22,27,45,56,60,71,90,95],"bug":[19,28,81,116],"location":[20],"instruction":[23,36],"sequence":[24],"that":[25,148],"exposes":[26],"from":[29],"a":[30,63,143],"system":[31,65,69],"failure.":[32],"On-chip":[33],"recorders":[34],"collect":[35],"footprints":[37],"(information":[38],"about":[39],"flows":[40],"instructions":[42,46],"what":[44],"did":[47],"as":[48,119],"they":[49],"passed":[50],"through":[51],"various":[52],"design":[53],"blocks)":[54],"during":[55,98],"normal":[57],"operation":[58],"processor":[61,146],"setup.":[67],"Upon":[68],"failure,":[70],"recorded":[72],"information":[73],"is":[74,150],"scanned":[75],"out":[76],"analyzed":[78],"offline":[79],"for":[80,103,114],"localization.":[82],"Special":[83],"self-consistency-based":[84],"program":[85,92],"analysis":[86],"techniques,":[87],"together":[88],"test":[91],"binary":[93],"application":[96],"executed":[97],"validation,":[100],"are":[101,118],"used":[102],"this":[104],"purpose.":[105],"Major":[106],"benefits":[107],"using":[109],"IFRA":[110,149],"over":[111],"traditional":[112],"techniques":[113],"localization":[117],"follows:":[120],"1)":[121],"it":[122,133],"does":[123,134],"not":[124,135],"require":[125,136],"full":[126,137],"system-level":[127,138],"reproduction":[128],"bugs,":[130],"2)":[132],"simulation.":[139],"Simulation":[140],"results":[141],"on":[142,161],"complex":[144],"superscalar":[145],"demonstrate":[147],"effective":[151],"accurately":[153],"localizing":[154],"electrical":[155],"bugs":[156],"very":[158],"little":[159],"impact":[160],"overall":[162],"chip":[163],"area.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":13},{"year":2014,"cited_by_count":17},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}