{"id":"https://openalex.org/W2065187086","doi":"https://doi.org/10.1109/tcad.2009.2028682","title":"PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design","display_name":"PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design","publication_year":2009,"publication_date":"2009-10-27","ids":{"openalex":"https://openalex.org/W2065187086","doi":"https://doi.org/10.1109/tcad.2009.2028682","mag":"2065187086"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2028682","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2028682","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090688519","display_name":"Tai-Hsuan Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tai-Hsuan Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.7907,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72800155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"28","issue":"11","first_page":"1666","last_page":"1678"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7786537408828735},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.73089599609375},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7268681526184082},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.7007362246513367},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5593043565750122},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.45447689294815063},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3614334464073181},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1640133261680603}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7786537408828735},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.73089599609375},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7268681526184082},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.7007362246513367},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5593043565750122},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.45447689294815063},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3614334464073181},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1640133261680603},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2009.2028682","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2028682","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.586.2788","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.586.2788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://homepages.cae.wisc.edu/~adavoodi/download/pars-TCADsubmit.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W92976189","https://openalex.org/W182866485","https://openalex.org/W1569550779","https://openalex.org/W1578951230","https://openalex.org/W1605013015","https://openalex.org/W1979545432","https://openalex.org/W2028141695","https://openalex.org/W2039604983","https://openalex.org/W2053710383","https://openalex.org/W2068320781","https://openalex.org/W2097749440","https://openalex.org/W2102041666","https://openalex.org/W2110294554","https://openalex.org/W2126900479","https://openalex.org/W2132178096","https://openalex.org/W2135250302","https://openalex.org/W2138916868","https://openalex.org/W2139344695","https://openalex.org/W2140984465","https://openalex.org/W2141907973","https://openalex.org/W2154270708","https://openalex.org/W2161292693","https://openalex.org/W2166827312","https://openalex.org/W2317497893","https://openalex.org/W4230354066","https://openalex.org/W4249929844","https://openalex.org/W4251061827","https://openalex.org/W6634336121"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2070865675","https://openalex.org/W4212854884","https://openalex.org/W1970073092","https://openalex.org/W1657646819","https://openalex.org/W338671845","https://openalex.org/W2054653010","https://openalex.org/W2070426974"],"abstract_inverted_index":{"We":[0,91,108,167],"propose":[1],"Parallel":[2],"and":[3,10,13,123,160],"Randomized":[4],"cell":[5],"Sizing":[6],"(PaRS),":[7],"a":[8,25,55,78,128,182],"parallel":[9,83,124],"randomized":[11],"algorithm":[12,94,144],"tool":[14],"to":[15,58,76,119,134,147],"solve":[16],"the":[17,43,47,61,72,112,136,142,170,186],"discrete":[18],"gate":[19],"sizing":[20],"(cell":[21],"sizing)":[22],"problem":[23],"on":[24,31,127,153],"grid.":[26,129],"PaRS":[27,51,86,156],"is":[28],"formulated":[29],"based":[30],"an":[32],"optimization":[33,62],"framework":[34],"known":[35],"as":[36],"nested":[37],"partitions":[38],"which":[39,115],"we":[40,116,131,180],"adopt":[41],"for":[42,70,100],"first":[44],"time":[45],"in":[46,96,177],"computer-aided":[48],"design":[49],"area.":[50],"uses":[52,145],"parallelism":[53],"from":[54],"novel":[56],"perspective":[57],"better":[59],"identify":[60],"direction.":[63],"It":[64],"achieves":[65,157],"near-optimal":[66,161],"solutions":[67,162],"(under":[68],"1%)":[69],"minimizing":[71],"total":[73],"power":[74],"subject":[75],"meeting":[77],"delay":[79],"constraint.":[80],"The":[81],"embarrassingly":[82],"nature":[84],"of":[85,172,175],"makes":[87],"it":[88],"highly":[89],"scalable.":[90],"show":[92],"small":[93],"runtimes,":[95],"at":[97],"most":[98],"minutes":[99],"large":[101],"benchmarks":[102],"featuring":[103],"over":[104],"47":[105],"000":[106],"cells.":[107],"make":[109],"comparison":[110],"with":[111],"optimal":[113,137,143],"solution":[114,138],"are":[117,132],"able":[118,133],"generate":[120,135],"using":[121,163,185],"customized":[122],"branch-and-bound":[125],"implementation":[126,184],"Consequently,":[130],"within":[139],"hours.":[140],"While":[141],"up":[146],"200":[148],"central":[149],"processing":[150],"units":[151],"(CPUs)":[152],"our":[154],"grid,":[155],"significant":[158],"speedups":[159],"only":[164],"20":[165],"CPUs.":[166],"also":[168],"study":[169],"impact":[171],"varying":[173],"number":[174],"CPUs":[176],"PaRS.":[178],"Finally,":[179],"discuss":[181],"grid-based":[183],"ldquomaster-workerrdquo":[187],"framework.":[188]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}