{"id":"https://openalex.org/W2145180784","doi":"https://doi.org/10.1109/tcad.2009.2028681","title":"ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration","display_name":"ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration","publication_year":2009,"publication_date":"2009-11-24","ids":{"openalex":"https://openalex.org/W2145180784","doi":"https://doi.org/10.1109/tcad.2009.2028681","mag":"2145180784"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2028681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2028681","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vittorio Zaccaria","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077005193"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":5.0918,"has_fulltext":false,"cited_by_count":124,"citation_normalized_percentile":{"value":0.95977283,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"28","issue":"12","first_page":"1816","last_page":"1829"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7066563963890076},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.615436851978302},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5954686403274536},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5907860994338989},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5879232287406921},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.5552018284797668},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.5396042466163635},{"id":"https://openalex.org/keywords/design-of-experiments","display_name":"Design of experiments","score":0.5222671627998352},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.44130170345306396},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4015081524848938},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.3844446539878845},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.2140045464038849},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.212158203125},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.191396564245224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17284899950027466},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15821829438209534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09305086731910706},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08655664324760437}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7066563963890076},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.615436851978302},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5954686403274536},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5907860994338989},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5879232287406921},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.5552018284797668},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.5396042466163635},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.5222671627998352},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.44130170345306396},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4015081524848938},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.3844446539878845},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.2140045464038849},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.212158203125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.191396564245224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17284899950027466},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15821829438209534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09305086731910706},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08655664324760437},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.2009.2028681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2028681","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.468.2867","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.468.2867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.deib.polimi.it/zaccaria/2.0/pdf/J8.pdf","raw_type":"text"},{"id":"pmh:oai:re.public.polimi.it:11311/563292","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/563292","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W1540027087","https://openalex.org/W1543403517","https://openalex.org/W1554663460","https://openalex.org/W1567662521","https://openalex.org/W1850405760","https://openalex.org/W1964978749","https://openalex.org/W1986697600","https://openalex.org/W2015691124","https://openalex.org/W2018044188","https://openalex.org/W2050487400","https://openalex.org/W2085830763","https://openalex.org/W2094230157","https://openalex.org/W2096858484","https://openalex.org/W2100787464","https://openalex.org/W2102727118","https://openalex.org/W2104114347","https://openalex.org/W2106334424","https://openalex.org/W2107158148","https://openalex.org/W2108134704","https://openalex.org/W2116175063","https://openalex.org/W2120368896","https://openalex.org/W2123920409","https://openalex.org/W2126105956","https://openalex.org/W2132219981","https://openalex.org/W2134131177","https://openalex.org/W2141721356","https://openalex.org/W2142702271","https://openalex.org/W2145021036","https://openalex.org/W2145620921","https://openalex.org/W2150073849","https://openalex.org/W2151415616","https://openalex.org/W2156359950","https://openalex.org/W2156679542","https://openalex.org/W2157070686","https://openalex.org/W2164882039","https://openalex.org/W2167159964","https://openalex.org/W2168361773","https://openalex.org/W2752128027","https://openalex.org/W2753772285","https://openalex.org/W3140903683","https://openalex.org/W3147501999","https://openalex.org/W4233757421","https://openalex.org/W4238549726","https://openalex.org/W4240567521","https://openalex.org/W4244372507","https://openalex.org/W4249753629","https://openalex.org/W4292872700","https://openalex.org/W6676455233","https://openalex.org/W6677377052","https://openalex.org/W6678949850","https://openalex.org/W6684525106","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2178653557","https://openalex.org/W3043614744","https://openalex.org/W2092181573","https://openalex.org/W2155420047","https://openalex.org/W2197574022","https://openalex.org/W1491338215","https://openalex.org/W1993518163","https://openalex.org/W2316613179","https://openalex.org/W2058889384","https://openalex.org/W1493202049"],"abstract_inverted_index":{"Application-specific":[0],"multiprocessor":[1,233],"systems-on-chip":[2],"(MPSoCs)":[3],"are":[4,83],"usually":[5,54],"designed":[6],"by":[7,130,181,196],"using":[8],"a":[9,13,57,123,170,184,220,229],"platform-based":[10],"approach,":[11],"where":[12],"wide":[14],"range":[15],"of":[16,29,33,56,121,125,134,144,165,173,186,206,216,222,228],"customizable":[17],"parameters":[18],"can":[19],"be":[20,137,179],"tuned":[21],"to":[22,74,136,168,178,191,201],"find":[23],"the":[24,30,76,89,95,115,132,142,158,174,193,198,203,212,217,226],"best":[25],"tradeoff":[26],"in":[27,114,240],"terms":[28],"selected":[31],"figures":[32],"merit":[34],"(such":[35],"as":[36],"energy,":[37],"delay,":[38],"and":[39,52,92,147,214],"area).":[40],"This":[41],"optimization":[42],"phase":[43,160],"is":[44,108,112,119,189],"called":[45],"<i":[46,58],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[47,59],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">design":[48],"space":[49,177],"exploration</i>":[50],"(DSE),":[51],"it":[53,118],"consists":[55],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">multiobjective":[60],"optimization</i>":[61],"problem":[62,78],"with":[63,234],"multiple":[64],"constraints.":[65,156],"So":[66],"far,":[67],"several":[68],"heuristic":[69],"techniques":[70,152,188],"have":[71],"been":[72,238],"proposed":[73,218],"address":[75],"DSE":[77,103],"for":[79,87,93,105,153,225],"MPSoC,":[80],"but":[81],"they":[82],"not":[84],"efficient":[85,102,113],"enough":[86],"managing":[88,154],"application-specific":[90,106,199],"constraints":[91,200],"identifying":[94],"Pareto":[96],"front.":[97],"In":[98],"this":[99,241],"paper,":[100],"an":[101,162],"methodology":[104,111,140],"MPSoC":[107],"proposed.":[109],"The":[110,139],"sense":[116],"that":[117],"capable":[120],"finding":[122],"set":[124,185,221],"good":[126],"candidate":[127],"architecture":[128],"configurations":[129],"minimizing":[131],"number":[133,205],"simulations":[135],"executed.":[138],"combines":[141],"design":[143,176],"experiments":[145,166],"(DoEs)":[146],"response":[148],"surface":[149],"modeling":[150],"(RSM)":[151],"system-level":[155],"First,":[157],"DoE":[159],"generates":[161],"initial":[163],"plan":[164],"used":[167,190],"create":[169],"coarse":[171],"view":[172],"target":[175],"explored":[180],"simulations.":[182],"Then,":[183],"RSM":[187],"refine":[192],"simulation-based":[194],"exploration":[195],"exploiting":[197],"identify":[202],"maximum":[204],"feasible":[207],"solutions.":[208],"To":[209],"trade":[210],"off":[211],"accuracy":[213],"efficiency":[215],"techniques,":[219],"experimental":[223],"results":[224],"customization":[227],"symmetric":[230],"shared-memory":[231],"on-chip":[232],"actual":[235],"workloads":[236],"has":[237],"reported":[239],"paper.":[242]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":15},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":15}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}