{"id":"https://openalex.org/W2135211381","doi":"https://doi.org/10.1109/tcad.2009.2028166","title":"HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection","display_name":"HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection","publication_year":2009,"publication_date":"2009-09-21","ids":{"openalex":"https://openalex.org/W2135211381","doi":"https://doi.org/10.1109/tcad.2009.2028166","mag":"2135211381"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2028166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2028166","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049426113","display_name":"Rajat Subhra Chakraborty","orcid":"https://orcid.org/0000-0003-3588-163X"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.S. Chakraborty","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","Dept. of Electr. Eng. & Comput. Sci., Case Western Reserve Univ., Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Case Western Reserve Univ., Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Bhunia","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","Dept. of Electr. Eng. & Comput. Sci., Case Western Reserve Univ., Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Case Western Reserve Univ., Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I58956616"],"apc_list":null,"apc_paid":null,"fwci":5.4375,"has_fulltext":false,"cited_by_count":491,"citation_normalized_percentile":{"value":0.95536041,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"28","issue":"10","first_page":"1493","last_page":"1502"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/obfuscation","display_name":"Obfuscation","score":0.7862650156021118},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7692050337791443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6577962636947632},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6463943719863892},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6369282603263855},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.6129497289657593},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5586020946502686},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5259219408035278},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.49997544288635254},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.4822886288166046},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4704534113407135},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.45008838176727295},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4142456650733948},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4072185456752777},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3563615679740906},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.3306906819343567},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1998181939125061},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.19803431630134583},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16663888096809387}],"concepts":[{"id":"https://openalex.org/C40305131","wikidata":"https://www.wikidata.org/wiki/Q2616305","display_name":"Obfuscation","level":2,"score":0.7862650156021118},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7692050337791443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6577962636947632},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6463943719863892},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6369282603263855},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.6129497289657593},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5586020946502686},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5259219408035278},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.49997544288635254},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.4822886288166046},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4704534113407135},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.45008838176727295},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4142456650733948},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4072185456752777},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3563615679740906},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.3306906819343567},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1998181939125061},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.19803431630134583},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16663888096809387},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2028166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2028166","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1583992062","https://openalex.org/W1911048764","https://openalex.org/W1988381220","https://openalex.org/W2012725064","https://openalex.org/W2028522822","https://openalex.org/W2106722176","https://openalex.org/W2108987401","https://openalex.org/W2125491202","https://openalex.org/W2141826787","https://openalex.org/W2293877751","https://openalex.org/W3140586337","https://openalex.org/W3144121041","https://openalex.org/W3150532282","https://openalex.org/W6676112104","https://openalex.org/W6696898017"],"related_works":["https://openalex.org/W2020667491","https://openalex.org/W2534454057","https://openalex.org/W2094385921","https://openalex.org/W3150532282","https://openalex.org/W2102117846","https://openalex.org/W3136486089","https://openalex.org/W2028522822","https://openalex.org/W3161112328","https://openalex.org/W3128488346","https://openalex.org/W1519687374"],"abstract_inverted_index":{"Hardware":[0],"intellectual-property":[1],"(IP)":[2],"cores":[3],"have":[4],"emerged":[5],"as":[6],"an":[7],"integral":[8],"part":[9],"of":[10,68,81],"modern":[11],"system-on-chip":[12],"(SoC)":[13],"designs.":[14],"However,":[15],"IP":[16,27,38,75],"vendors":[17],"are":[18],"facing":[19],"major":[20],"challenges":[21],"to":[22,56],"protect":[23],"hardware":[24,37],"IPs":[25],"from":[26],"piracy.":[28],"This":[29],"paper":[30],"proposes":[31],"a":[32,66],"novel":[33],"design":[34,52],"methodology":[35,45],"for":[36,65],"protection":[39],"using":[40],"netlist-level":[41],"obfuscation.":[42],"The":[43],"proposed":[44],"can":[46,83],"be":[47,84],"integrated":[48],"in":[49],"the":[50,61,73],"SoC":[51],"and":[53,59,72,91],"manufacturing":[54],"flow":[55],"simultaneously":[57],"obfuscate":[58],"authenticate":[60],"design.":[62],"Simulation":[63],"results":[64],"set":[67],"ISCAS-89":[69],"benchmark":[70],"circuits":[71],"advanced-encryption-standard":[74],"core":[76],"show":[77],"that":[78],"high":[79],"levels":[80],"security":[82],"achieved":[85],"at":[86],"less":[87],"than":[88],"5%":[89],"area":[90],"power":[92],"overhead":[93],"under":[94],"delay":[95],"constraint.":[96]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":20},{"year":2024,"cited_by_count":29},{"year":2023,"cited_by_count":31},{"year":2022,"cited_by_count":48},{"year":2021,"cited_by_count":39},{"year":2020,"cited_by_count":47},{"year":2019,"cited_by_count":50},{"year":2018,"cited_by_count":40},{"year":2017,"cited_by_count":54},{"year":2016,"cited_by_count":46},{"year":2015,"cited_by_count":31},{"year":2014,"cited_by_count":18},{"year":2013,"cited_by_count":17},{"year":2012,"cited_by_count":7}],"updated_date":"2026-07-21T08:15:58.654021","created_date":"2025-10-10T00:00:00"}