{"id":"https://openalex.org/W2111413831","doi":"https://doi.org/10.1109/tcad.2009.2026356","title":"Electronic System-Level Synthesis Methodologies","display_name":"Electronic System-Level Synthesis Methodologies","publication_year":2009,"publication_date":"2009-09-21","ids":{"openalex":"https://openalex.org/W2111413831","doi":"https://doi.org/10.1109/tcad.2009.2026356","mag":"2111413831"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2026356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2026356","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dare.uva.nl/personal/pure/en/publications/electronic-systemlevel-synthesis-methodologies(9fc5163b-5452-47c0-9ce8-7cf74c75cea1).html","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046024226","display_name":"Andreas Gerstlauer","orcid":"https://orcid.org/0000-0002-6748-2054"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Gerstlauer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, Austin, TX, USA","Dept. of Electr. &, Comput. Eng., Univ. of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Dept. of Electr. &, Comput. Eng., Univ. of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063619304","display_name":"Christian Haubelt","orcid":"https://orcid.org/0000-0002-1568-5423"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Haubelt","raw_affiliation_strings":["Department of Computer Science, University of Erlangen Nuremberg, Erlangen, Germany","Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Erlangen Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084046597","display_name":"Andy D. Pimentel","orcid":"https://orcid.org/0000-0002-2043-4469"},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A.D. Pimentel","raw_affiliation_strings":["Informatics Institute, University of Amsterdam, Amsterdam, Netherlands","Inf. Inst., Univ. of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Institute, University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]},{"raw_affiliation_string":"Inf. Inst., Univ. of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024603788","display_name":"Todor Stefanov","orcid":"https://orcid.org/0000-0001-6006-9366"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"T.P. Stefanov","raw_affiliation_strings":["Leiden Institute of Advanced Computer Science, Leiden University, Leiden, Netherlands","Leiden Inst. of Adv. Comput. Sci., Leiden Univ., Leiden, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science, Leiden University, Leiden, Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden Inst. of Adv. Comput. Sci., Leiden Univ., Leiden, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.D. Gajski","raw_affiliation_strings":["Center of Embedded Computer Systems, University of California, Irvine, CA, USA","Center for Embedded Computer Systems, University of California, Irvine, CA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, CA USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Teich","raw_affiliation_strings":["Department of Computer Science, University of Erlangen Nuremberg, Erlangen, Germany","Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Erlangen Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Department of Computer Science, University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":14.15,"has_fulltext":true,"cited_by_count":174,"citation_normalized_percentile":{"value":0.99036059,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"28","issue":"10","first_page":"1517","last_page":"1530"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6960436701774597},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6103627681732178},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.606317937374115},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.60235995054245},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4825231730937958},{"id":"https://openalex.org/keywords/productivity","display_name":"Productivity","score":0.4623521566390991},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4209047853946686},{"id":"https://openalex.org/keywords/order","display_name":"Order (exchange)","score":0.42062655091285706},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3344688415527344},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1586623191833496},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1416712999343872}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6960436701774597},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6103627681732178},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.606317937374115},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.60235995054245},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4825231730937958},{"id":"https://openalex.org/C204983608","wikidata":"https://www.wikidata.org/wiki/Q2111958","display_name":"Productivity","level":2,"score":0.4623521566390991},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4209047853946686},{"id":"https://openalex.org/C182306322","wikidata":"https://www.wikidata.org/wiki/Q1779371","display_name":"Order (exchange)","level":2,"score":0.42062655091285706},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3344688415527344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1586623191833496},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1416712999343872},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tcad.2009.2026356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2026356","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/9fc5163b-5452-47c0-9ce8-7cf74c75cea1","is_oa":true,"landing_page_url":"https://dare.uva.nl/personal/pure/en/publications/electronic-systemlevel-synthesis-methodologies(9fc5163b-5452-47c0-9ce8-7cf74c75cea1).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Gerstlauer, A, Haubelt, C, Pimentel, A D, Stefanov, T P, Gajski, D D & Teich, J 2009, 'Electronic system-level synthesis methodologies', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 10, pp. 1517-1530. https://doi.org/10.1109/TCAD.2009.2026356","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:dare.uva.nl:openaire/9fc5163b-5452-47c0-9ce8-7cf74c75cea1","is_oa":true,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/electronic-systemlevel-synthesis-methodologies(9fc5163b-5452-47c0-9ce8-7cf74c75cea1).html","pdf_url":"https://pure.uva.nl/ws/files/847139/72843_310892.pdf","source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Gerstlauer, A, Haubelt, C, Pimentel, A D, Stefanov, T P, Gajski, D D & Teich, J 2009, 'Electronic system-level synthesis methodologies', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 10, pp. 1517-1530. https://doi.org/10.1109/TCAD.2009.2026356","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.160.5391","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.160.5391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://staff.science.uva.nl/~andy/artemis/tcad09.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/9fc5163b-5452-47c0-9ce8-7cf74c75cea1","is_oa":true,"landing_page_url":"https://dare.uva.nl/personal/pure/en/publications/electronic-systemlevel-synthesis-methodologies(9fc5163b-5452-47c0-9ce8-7cf74c75cea1).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Gerstlauer, A, Haubelt, C, Pimentel, A D, Stefanov, T P, Gajski, D D & Teich, J 2009, 'Electronic system-level synthesis methodologies', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 10, pp. 1517-1530. https://doi.org/10.1109/TCAD.2009.2026356","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1492631919","https://openalex.org/W1498455513","https://openalex.org/W1551441969","https://openalex.org/W1597755753","https://openalex.org/W1974386461","https://openalex.org/W2016310205","https://openalex.org/W2028336529","https://openalex.org/W2031699358","https://openalex.org/W2038904603","https://openalex.org/W2041427688","https://openalex.org/W2045196269","https://openalex.org/W2064115172","https://openalex.org/W2070385897","https://openalex.org/W2074558871","https://openalex.org/W2077224773","https://openalex.org/W2091158003","https://openalex.org/W2095941979","https://openalex.org/W2101631461","https://openalex.org/W2105278657","https://openalex.org/W2108662993","https://openalex.org/W2114435074","https://openalex.org/W2114915204","https://openalex.org/W2117268837","https://openalex.org/W2119355229","https://openalex.org/W2120080222","https://openalex.org/W2125658777","https://openalex.org/W2126605998","https://openalex.org/W2131978583","https://openalex.org/W2134782192","https://openalex.org/W2141480229","https://openalex.org/W2145642582","https://openalex.org/W2148740615","https://openalex.org/W2150408604","https://openalex.org/W2159247054","https://openalex.org/W2166060595","https://openalex.org/W2170077922","https://openalex.org/W2293916051","https://openalex.org/W2547044811","https://openalex.org/W3143418493","https://openalex.org/W3144926782","https://openalex.org/W3146547606","https://openalex.org/W3151872877","https://openalex.org/W4249472430","https://openalex.org/W4285719527","https://openalex.org/W6635964534","https://openalex.org/W6990272851"],"related_works":["https://openalex.org/W2045155990","https://openalex.org/W4313163053","https://openalex.org/W3045811229","https://openalex.org/W4300973204","https://openalex.org/W1483408780","https://openalex.org/W4284884309","https://openalex.org/W2908749798","https://openalex.org/W4243842598","https://openalex.org/W2105980483","https://openalex.org/W1514435881"],"abstract_inverted_index":{"With":[0],"ever-increasing":[1],"system":[2,26,47],"complexities,":[3],"all":[4],"major":[5],"semiconductor":[6],"roadmaps":[7],"have":[8,50],"identified":[9],"the":[10,44,55,122],"need":[11],"for":[12,79,115,130],"moving":[13],"to":[14,21,36,128],"higher":[15],"levels":[16],"of":[17],"abstraction":[18],"in":[19,24,59,91],"order":[20],"increase":[22],"productivity":[23],"electronic":[25,46],"design.":[27],"Most":[28],"recently,":[29],"many":[30],"approaches":[31,90],"and":[32,38,74,83,104,111,135],"tools":[33],"that":[34],"claim":[35],"realize":[37],"support":[39],"a":[40,76,116],"design":[41,124],"process":[42,125],"at":[43,62],"so-called":[45],"level":[48],"(ESL)":[49],"emerged.":[51],"However,":[52],"faced":[53],"with":[54],"vast":[56],"complexity":[57],"challenges,":[58],"most":[60],"cases":[61],"best,":[63],"only":[64],"partial":[65],"solutions":[66],"are":[67,108,112],"available.":[68],"In":[69],"this":[70,92],"paper,":[71],"we":[72,84,98],"develop":[73],"propose":[75],"novel":[77],"classification":[78],"ESL":[80,118],"synthesis":[81,119],"tools,":[82],"will":[85],"present":[86],"six":[87],"different":[88],"academic":[89],"context.":[93],"Based":[94],"on":[95],"these":[96],"observations,":[97],"can":[99],"identify":[100],"such":[101],"common":[102],"principles":[103],"needs":[105],"as":[106],"they":[107],"leading":[109],"toward":[110],"ultimately":[113],"required":[114],"true":[117],"solution,":[120],"covering":[121],"whole":[123],"from":[126],"specification":[127],"implementation":[129],"complete":[131],"systems":[132],"across":[133],"hardware":[134],"software":[136],"boundaries.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":19},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":14},{"year":2014,"cited_by_count":23},{"year":2013,"cited_by_count":22},{"year":2012,"cited_by_count":17}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}