{"id":"https://openalex.org/W2150435291","doi":"https://doi.org/10.1109/tcad.2009.2026354","title":"Closed-Form Delay and Crosstalk Models for $RLC$ On-Chip Interconnects Using a Matrix Rational Approximation","display_name":"Closed-Form Delay and Crosstalk Models for $RLC$ On-Chip Interconnects Using a Matrix Rational Approximation","publication_year":2009,"publication_date":"2009-09-21","ids":{"openalex":"https://openalex.org/W2150435291","doi":"https://doi.org/10.1109/tcad.2009.2026354","mag":"2150435291"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2026354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2026354","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016050993","display_name":"Sourajeet Roy","orcid":"https://orcid.org/0000-0002-9860-3242"},"institutions":[{"id":"https://openalex.org/I125749732","display_name":"Western University","ror":"https://ror.org/02grkyz14","country_code":"CA","type":"education","lineage":["https://openalex.org/I125749732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Roy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Western Ontario, London, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Western Ontario, London, ONT, Canada","institution_ids":["https://openalex.org/I125749732"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071090816","display_name":"Anestis Dounavis","orcid":"https://orcid.org/0000-0003-3273-7157"},"institutions":[{"id":"https://openalex.org/I125749732","display_name":"Western University","ror":"https://ror.org/02grkyz14","country_code":"CA","type":"education","lineage":["https://openalex.org/I125749732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Dounavis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Western Ontario, London, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Western Ontario, London, ONT, Canada","institution_ids":["https://openalex.org/I125749732"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I125749732"],"apc_list":null,"apc_paid":null,"fwci":2.7024,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.90575219,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"28","issue":"10","first_page":"1481","last_page":"1492"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7708706855773926},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.7559826374053955},{"id":"https://openalex.org/keywords/overshoot","display_name":"Overshoot (microwave communication)","score":0.5697081685066223},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5621046423912048},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.504513144493103},{"id":"https://openalex.org/keywords/approximation-error","display_name":"Approximation error","score":0.49606117606163025},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.44024693965911865},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43345820903778076},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.42709800601005554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4193388521671295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39055395126342773},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3344743847846985},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1545996069908142},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12062188982963562},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11185067892074585},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.10883843898773193}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7708706855773926},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.7559826374053955},{"id":"https://openalex.org/C2780323453","wikidata":"https://www.wikidata.org/wiki/Q7113957","display_name":"Overshoot (microwave communication)","level":2,"score":0.5697081685066223},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5621046423912048},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.504513144493103},{"id":"https://openalex.org/C122383733","wikidata":"https://www.wikidata.org/wiki/Q865920","display_name":"Approximation error","level":2,"score":0.49606117606163025},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.44024693965911865},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43345820903778076},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.42709800601005554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4193388521671295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39055395126342773},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3344743847846985},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1545996069908142},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12062188982963562},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11185067892074585},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.10883843898773193},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2026354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2026354","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1479853591","https://openalex.org/W1569550628","https://openalex.org/W1569796901","https://openalex.org/W1575111222","https://openalex.org/W1984588379","https://openalex.org/W1990679103","https://openalex.org/W1998053565","https://openalex.org/W2005485993","https://openalex.org/W2030755808","https://openalex.org/W2046873446","https://openalex.org/W2075664962","https://openalex.org/W2076088700","https://openalex.org/W2082603453","https://openalex.org/W2104470240","https://openalex.org/W2106933609","https://openalex.org/W2108368155","https://openalex.org/W2121793199","https://openalex.org/W2122608783","https://openalex.org/W2133365606","https://openalex.org/W2134154778","https://openalex.org/W2134384896","https://openalex.org/W2136746149","https://openalex.org/W2139173232","https://openalex.org/W2140267904","https://openalex.org/W2144491528","https://openalex.org/W2146586413","https://openalex.org/W2146661194","https://openalex.org/W2148046127","https://openalex.org/W2157786612","https://openalex.org/W2161946750","https://openalex.org/W2163626738","https://openalex.org/W2165208933","https://openalex.org/W2166215280","https://openalex.org/W2166994153","https://openalex.org/W2167478831","https://openalex.org/W2171817730"],"related_works":["https://openalex.org/W2087574775","https://openalex.org/W2095048821","https://openalex.org/W1584240068","https://openalex.org/W2111792098","https://openalex.org/W2549097110","https://openalex.org/W3033849146","https://openalex.org/W75184987","https://openalex.org/W2133365606","https://openalex.org/W2025251896","https://openalex.org/W2736172554"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,51,66],"closed-form":[4],"matrix":[5],"rational-approximation":[6],"algorithm":[7,29,107],"is":[8,30,38,56,98,108],"proposed":[9,28,54],"to":[10,59,68,100],"efficiently":[11],"model":[12],"the":[13,27,36,47,53,70,79,82,87,91,102],"delay":[14,118],"and":[15,46,64,113,119],"crosstalk":[16,133],"noise":[17],"of":[18,26,43,62,81,90,104,124,139],"coupled":[19],"RLC":[20],"on-chip":[21],"interconnects.":[22],"A":[23],"key":[24],"feature":[25],"that,":[31],"for":[32,72,110],"any":[33],"rational":[34],"order,":[35],"approximation":[37],"obtained":[39],"analytically":[40],"in":[41],"terms":[42],"predetermined":[44],"coefficients":[45],"per-unit-length":[48],"parameters.":[49],"As":[50],"result,":[52],"method":[55],"not":[57],"limited":[58],"fixed":[60],"number":[61],"poles":[63],"provides":[65],"mechanism":[67],"increase":[69],"accuracy":[71],"cases":[73],"when":[74,86],"inductive":[75],"effects":[76],"are":[77],"significant,":[78],"length":[80],"line":[83],"increases,":[84],"or":[85],"rise":[88],"time":[89],"signal":[92],"becomes":[93],"sharper.":[94],"An":[95],"error":[96],"criterion":[97],"provided":[99],"select":[101],"order":[103],"approximation.":[105],"The":[106,116,132],"tested":[109],"various":[111],"single-":[112],"coupled-interconnect":[114],"scenarios.":[115],"50%":[117],"overshoot":[120],"results":[121,134],"match":[122,137],"that":[123],"SPICE":[125,140],"with":[126,141],"less":[127,142],"than":[128,143],"2%":[129],"average":[130,145],"error.":[131,146],"also":[135],"accurately":[136],"those":[138],"4%":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}