{"id":"https://openalex.org/W2164181805","doi":"https://doi.org/10.1109/tcad.2009.2017079","title":"Topology Synthesis of Cascaded Crossbar Switches","display_name":"Topology Synthesis of Cascaded Crossbar Switches","publication_year":2009,"publication_date":"2009-05-19","ids":{"openalex":"https://openalex.org/W2164181805","doi":"https://doi.org/10.1109/tcad.2009.2017079","mag":"2164181805"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2017079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2017079","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008805330","display_name":"Minje Jun","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minje Jun","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084016800","display_name":"Eui-Young Chung","orcid":"https://orcid.org/0000-0003-2013-8763"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eui-Young Chung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.266,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92885957,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"28","issue":"6","first_page":"926","last_page":"930"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9707967638969421},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.7031435370445251},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6991521120071411},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6563066244125366},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6533291339874268},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5940276980400085},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5169464945793152},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4594676196575165},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4322066307067871},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.361457884311676},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32777315378189087},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2776910066604614},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24739068746566772},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20108374953269958},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1900402307510376},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14448046684265137},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09948870539665222},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08285611867904663}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9707967638969421},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.7031435370445251},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6991521120071411},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6563066244125366},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6533291339874268},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5940276980400085},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5169464945793152},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4594676196575165},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4322066307067871},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.361457884311676},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32777315378189087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2776910066604614},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24739068746566772},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20108374953269958},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1900402307510376},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14448046684265137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09948870539665222},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08285611867904663},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2009.2017079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2017079","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/28607","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/28607","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1972145570","https://openalex.org/W1980283343","https://openalex.org/W1989841622","https://openalex.org/W1995574570","https://openalex.org/W2046221484","https://openalex.org/W2046263591","https://openalex.org/W2101633590","https://openalex.org/W2109100967","https://openalex.org/W2114772983","https://openalex.org/W2122962786","https://openalex.org/W2125501216","https://openalex.org/W2128791770","https://openalex.org/W2151937931","https://openalex.org/W2156044951","https://openalex.org/W2171950980","https://openalex.org/W3146157974","https://openalex.org/W4235366349","https://openalex.org/W4247314338","https://openalex.org/W4253816386","https://openalex.org/W6643232239","https://openalex.org/W6679068672"],"related_works":["https://openalex.org/W2576538540","https://openalex.org/W2594964164","https://openalex.org/W1980085932","https://openalex.org/W2152379259","https://openalex.org/W1757304091","https://openalex.org/W1966736993","https://openalex.org/W2226270586","https://openalex.org/W2022199660","https://openalex.org/W2030249421","https://openalex.org/W2099993311"],"abstract_inverted_index":{"Performance":[0],"requirements":[1],"of":[2,41,57,82,128],"on-chip":[3,42],"network":[4],"increase":[5],"as":[6,27,113,116],"system-on-chips":[7],"(SoCs)":[8],"are":[9,21],"becoming":[10],"more":[11,13,101],"and":[12,111],"complex.":[14],"For":[15],"high-performance":[16],"applications,":[17],"crossbar":[18,45],"switch-based":[19],"networks":[20,30,43],"replacing":[22],"the":[23,28,38,54,75,79,83,89,108,117,121],"traditional":[24],"shared":[25],"buses":[26],"backbone":[29],"in":[31,47],"SoCs.":[32],"In":[33],"this":[34],"paper,":[35],"we":[36],"tackle":[37],"topology":[39],"design":[40],"with":[44],"switches":[46],"a":[48,68],"cascaded":[49],"fashion.":[50],"We":[51],"also":[52,99],"resolve":[53],"unacceptable":[55],"complexity":[56],"our":[58],"previous":[59],"method":[60,77,98,119],"based":[61],"on":[62],"mixed":[63],"integer":[64],"linear":[65],"programming":[66],"by":[67,126],"heuristic":[69,97],"method.":[70],"Experimental":[71],"results":[72],"show":[73],"that":[74],"proposed":[76,96],"overcomes":[78],"frequency":[80],"limitation":[81],"single":[84],"crossbar-based":[85],"design,":[86],"particularly":[87],"when":[88],"wire":[90],"delay":[91],"effect":[92],"is":[93,124],"considered.":[94],"The":[95],"achieves":[100],"area":[102],"reduction":[103],"(up":[104],"to":[105],"69.5%)":[106],"over":[107],"existing":[109],"methods,":[110],"finds":[112],"good":[114],"solutions":[115],"exact":[118],"while":[120],"synthesis":[122],"time":[123],"saved":[125],"orders":[127],"magnitude.":[129]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}