{"id":"https://openalex.org/W2152468858","doi":"https://doi.org/10.1109/tcad.2009.2016122","title":"Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation","display_name":"Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation","publication_year":2009,"publication_date":"2009-05-19","ids":{"openalex":"https://openalex.org/W2152468858","doi":"https://doi.org/10.1109/tcad.2009.2016122","mag":"2152468858"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2016122","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2016122","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Syamantak Das","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Syamantak Das","raw_affiliation_strings":["Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur","School of Information Technology, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"School of Information Technology, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036571304","display_name":"Shamik Sural","orcid":"https://orcid.org/0000-0002-4315-7329"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shamik Sural","raw_affiliation_strings":["Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur","School of Information Technology, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"School of Information Technology, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102706209","display_name":"Amit Patra","orcid":"https://orcid.org/0000-0002-3996-5761"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit Patra","raw_affiliation_strings":["Dept. of Electr. Eng., Indian Inst. of Technol., Kharagpur","Department of Electrical Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.6005,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73460602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":"6","first_page":"837","last_page":"845"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8755655288696289},{"id":"https://openalex.org/keywords/extrapolation","display_name":"Extrapolation","score":0.6276345252990723},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5883418321609497},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.581848680973053},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5473173260688782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5249136686325073},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5041371583938599},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4775168001651764},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.47228533029556274},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46120351552963257},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24562129378318787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1649133563041687},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10455012321472168},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09137442708015442}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8755655288696289},{"id":"https://openalex.org/C132459708","wikidata":"https://www.wikidata.org/wiki/Q744069","display_name":"Extrapolation","level":2,"score":0.6276345252990723},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5883418321609497},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.581848680973053},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5473173260688782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5249136686325073},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5041371583938599},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4775168001651764},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.47228533029556274},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46120351552963257},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24562129378318787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1649133563041687},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10455012321472168},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09137442708015442},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2016122","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2016122","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310119","display_name":"Ministry of Communication and Information Technology","ror":"https://ror.org/05nmnwa45"},{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1860950363","https://openalex.org/W1982829297","https://openalex.org/W1986226832","https://openalex.org/W1999117029","https://openalex.org/W2011038129","https://openalex.org/W2033476033","https://openalex.org/W2035672092","https://openalex.org/W2087232915","https://openalex.org/W2088221025","https://openalex.org/W2101435698","https://openalex.org/W2115397287","https://openalex.org/W2117774941","https://openalex.org/W2134851925","https://openalex.org/W2135206900","https://openalex.org/W2135328234","https://openalex.org/W2150343967","https://openalex.org/W2158966844","https://openalex.org/W4235618210","https://openalex.org/W4248321724"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2093081283","https://openalex.org/W4301193134","https://openalex.org/W4280631195","https://openalex.org/W3111786897","https://openalex.org/W2076615226"],"abstract_inverted_index":{"Estimation":[0],"of":[1,3,13,27,29,55,65,91,104],"resistance":[2,28,99],"power":[4,79],"devices":[5],"has":[6],"become":[7],"critical":[8],"for":[9,25,43,98],"improving":[10],"the":[11,46,66,78,84],"efficiency":[12],"on-chip":[14],"power-management":[15],"circuits.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20,88],"present":[21],"an":[22],"efficient":[23],"technique":[24],"estimation":[26],"a":[30,40,101],"large":[31],"lateral":[32],"power-array":[33],"layout":[34],"along":[35],"with":[36],"parasitics.":[37],"We":[38],"extract":[39],"resistive":[41],"network":[42],"metalizations":[44],"utilizing":[45],"finite-element":[47],"method.":[48],"The":[49],"method":[50],"primarily":[51],"benefits":[52],"in":[53,83],"terms":[54],"computational":[56],"speed":[57],"from":[58],"reuse":[59],"methodology":[60],"facilitated":[61],"by":[62,74],"repetitive":[63],"structure":[64],"metal":[67],"interconnect":[68],"layers.":[69],"Device":[70],"channels":[71],"are":[72],"modeled":[73],"linear":[75,85],"resistances":[76],"as":[77],"MOS":[80],"operates":[81],"mostly":[82],"region.":[86],"Since":[87],"avoid":[89],"use":[90],"heuristic-based":[92],"lumped":[93],"models":[94],"or":[95],"extrapolation":[96],"techniques":[97],"modeling,":[100],"good":[102],"level":[103],"accuracy":[105],"is":[106],"achieved.":[107]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}