{"id":"https://openalex.org/W2145091735","doi":"https://doi.org/10.1109/tcad.2009.2015739","title":"Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs","display_name":"Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs","publication_year":2009,"publication_date":"2009-04-22","ids":{"openalex":"https://openalex.org/W2145091735","doi":"https://doi.org/10.1109/tcad.2009.2015739","mag":"2145091735"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2015739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2015739","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008632321","display_name":"Roberto Cordone","orcid":"https://orcid.org/0000-0002-5439-1743"},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Cordone","raw_affiliation_strings":["Dipartimento di Tecnologie dell Informazione, Universita degli Studi di Milano, Crema, Italy","Dipt. di Tecnol. dell'Inf., Univ. degli Studi di Milano, Crema"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Tecnologie dell Informazione, Universita degli Studi di Milano, Crema, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dipt. di Tecnol. dell'Inf., Univ. degli Studi di Milano, Crema","institution_ids":["https://openalex.org/I189158943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071090964","display_name":"F. Redaelli","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Redaelli","raw_affiliation_strings":["Microarchitecture Laboratory, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Laboratory, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108525846","display_name":"Marco Redaelli","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M.A. Redaelli","raw_affiliation_strings":["Microarchitecture Laboratory, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Laboratory, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M.D. Santambrogio","raw_affiliation_strings":["Microarchitecture Laboratory, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Laboratory, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Sciuto","raw_affiliation_strings":["Microarchitecture Laboratory, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Laboratory, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.2716,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.96175022,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"28","issue":"5","first_page":"662","last_page":"675"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7816950082778931},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.618211567401886},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6063554883003235},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5687791109085083},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5351245403289795},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5131319165229797},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.477710485458374},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4585303068161011},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4547639489173889},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.35682958364486694},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2635003626346588},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21563288569450378},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12135660648345947},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07358267903327942},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.05778765678405762}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7816950082778931},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.618211567401886},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6063554883003235},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5687791109085083},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5351245403289795},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5131319165229797},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.477710485458374},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4585303068161011},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4547639489173889},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.35682958364486694},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2635003626346588},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21563288569450378},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12135660648345947},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07358267903327942},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.05778765678405762},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2009.2015739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2015739","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/549058","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/549058","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W231484625","https://openalex.org/W1480258395","https://openalex.org/W1547784515","https://openalex.org/W1554865760","https://openalex.org/W1578356746","https://openalex.org/W1916709771","https://openalex.org/W2000501461","https://openalex.org/W2022341273","https://openalex.org/W2047517555","https://openalex.org/W2047667460","https://openalex.org/W2081393970","https://openalex.org/W2085054536","https://openalex.org/W2098363613","https://openalex.org/W2100380502","https://openalex.org/W2101088070","https://openalex.org/W2106659589","https://openalex.org/W2106970052","https://openalex.org/W2108150886","https://openalex.org/W2110602765","https://openalex.org/W2111488604","https://openalex.org/W2132195328","https://openalex.org/W2133378824","https://openalex.org/W2138642581","https://openalex.org/W2142386205","https://openalex.org/W2148583999","https://openalex.org/W2149602244","https://openalex.org/W2161577181","https://openalex.org/W2169406908","https://openalex.org/W2170072253","https://openalex.org/W2535359146","https://openalex.org/W2913853958","https://openalex.org/W3148819975","https://openalex.org/W4234019802","https://openalex.org/W4243137489","https://openalex.org/W4250661686","https://openalex.org/W4251289415","https://openalex.org/W4254276749","https://openalex.org/W4285719527","https://openalex.org/W6608964160","https://openalex.org/W6628642185","https://openalex.org/W6634578953","https://openalex.org/W6675978743","https://openalex.org/W6676285361"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W2011675579","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W2340647897","https://openalex.org/W3139915793"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,12,37,41,52,74,81],"new":[4,53,75],"model":[5],"for":[6],"the":[7,32,67,71,100],"partitioning":[8,47],"and":[9,80,92],"scheduling":[10,72],"of":[11,35],"specification":[13],"on":[14,51],"partially":[15],"dynamically":[16],"reconfigurable":[17],"hardware.":[18],"Although":[19],"this":[20],"problem":[21],"can":[22],"be":[23],"solved":[24],"optimally":[25],"only":[26],"by":[27],"tackling":[28],"its":[29],"subproblems":[30],"jointly,":[31],"exceeding":[33],"complexity":[34],"such":[36],"task":[38],"leads":[39],"to":[40,58],"decomposition":[42],"into":[43,88],"two":[44],"phases.":[45],"The":[46,95],"phase":[48],"is":[49],"based":[50],"graph-theoretic":[54],"approach,":[55],"which":[56],"aims":[57],"obtain":[59],"near":[60],"optimality":[61],"even":[62],"if":[63],"performed":[64],"independently":[65],"from":[66],"subsequent":[68],"phase.":[69],"For":[70],"phase,":[73],"integer":[76],"linear":[77],"programming":[78],"formulation":[79],"heuristic":[82],"approach":[83],"are":[84],"developed.":[85],"Both":[86],"take":[87],"account":[89],"configuration":[90],"prefetching":[91],"module":[93],"reuse.":[94],"experimental":[96],"results":[97],"show":[98],"that":[99],"proposed":[101],"method":[102],"compares":[103],"favorably":[104],"with":[105],"existing":[106],"solutions.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}