{"id":"https://openalex.org/W2165972424","doi":"https://doi.org/10.1109/tcad.2009.2013541","title":"Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework","display_name":"Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework","publication_year":2009,"publication_date":"2009-02-19","ids":{"openalex":"https://openalex.org/W2165972424","doi":"https://doi.org/10.1109/tcad.2009.2013541","mag":"2165972424"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2013541","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2013541","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409520","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-1123-6193"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"G.A. Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108075591","display_name":"K. Masselos","orcid":null},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Masselos","raw_affiliation_strings":["Department of Computer Science and Technology, University of Peloponnese, Tripoli, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, University of Peloponnese, Tripoli, Greece","institution_ids":["https://openalex.org/I158716096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110228540","display_name":"Peter Cheung","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P. Cheung","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100409520"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":17.7065,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.9917671,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"28","issue":"3","first_page":"305","last_page":"315"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10571","display_name":"Robotic Mechanisms and Dynamics","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10571","display_name":"Robotic Mechanisms and Dynamics","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7969917058944702},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.7410868406295776},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6435447931289673},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6029742360115051},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5547788143157959},{"id":"https://openalex.org/keywords/geometric-programming","display_name":"Geometric programming","score":0.5286895632743835},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5019395351409912},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41585415601730347},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33596694469451904},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30959582328796387},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.0770149827003479}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7969917058944702},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.7410868406295776},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6435447931289673},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6029742360115051},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5547788143157959},{"id":"https://openalex.org/C20729856","wikidata":"https://www.wikidata.org/wiki/Q2078279","display_name":"Geometric programming","level":2,"score":0.5286895632743835},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5019395351409912},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41585415601730347},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33596694469451904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30959582328796387},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0770149827003479},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.2009.2013541","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2013541","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1015.7290","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1015.7290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.uop.gr/%7Ekmas/J28%20IEEE%20TCAD%20data%20reuse%20parallelism%20combo%202009.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.385.7608","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.385.7608","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cas.ee.ic.ac.uk/people/gac1/pubs/QiangTCAD09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W40887843","https://openalex.org/W47897323","https://openalex.org/W115216132","https://openalex.org/W1503177413","https://openalex.org/W1544057354","https://openalex.org/W1737297434","https://openalex.org/W1972143438","https://openalex.org/W1977857710","https://openalex.org/W2029779044","https://openalex.org/W2038198320","https://openalex.org/W2040863504","https://openalex.org/W2049686810","https://openalex.org/W2051498260","https://openalex.org/W2063249715","https://openalex.org/W2077805988","https://openalex.org/W2079835493","https://openalex.org/W2096648046","https://openalex.org/W2103657804","https://openalex.org/W2107166246","https://openalex.org/W2108182665","https://openalex.org/W2109805563","https://openalex.org/W2119694072","https://openalex.org/W2146852595","https://openalex.org/W2163916557","https://openalex.org/W2168361026","https://openalex.org/W2168451944","https://openalex.org/W2296319761","https://openalex.org/W2536620281","https://openalex.org/W2616606052","https://openalex.org/W3010246015","https://openalex.org/W3141321309","https://openalex.org/W4238826965","https://openalex.org/W4249647998","https://openalex.org/W4250589301","https://openalex.org/W6670800312","https://openalex.org/W6728664312"],"related_works":["https://openalex.org/W2207963064","https://openalex.org/W4206794813","https://openalex.org/W2944709645","https://openalex.org/W2111241003","https://openalex.org/W2000444236","https://openalex.org/W2384475851","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2115579119","https://openalex.org/W2017236304"],"abstract_inverted_index":{"A":[0],"nonlinear":[1,129],"optimization":[2,147,200],"framework":[3,162,224],"is":[4,57],"proposed":[5,221],"in":[6,24,35,89,146],"this":[7,121,140,161],"paper":[8],"to":[9,163,237],"automate":[10],"exploration":[11],"of":[12,17,27,51,148],"the":[13,25,49,60,85,90,96,109,113,116,181,189,212,218,228,232],"design":[14],"space":[15],"consisting":[16],"data-reuse":[18,86],"(buffering)":[19],"decisions":[20],"and":[21,43,55,78,131,207,215],"loop-level":[22],"parallelization,":[23,82],"context":[26],"field-programmable-gate-array-targeted":[28],"hardware":[29],"compilation.":[30],"Buffering":[31],"frequently":[32],"accessed":[33],"data":[34,53,76,205],"on-chip":[36,101,178],"memories":[37],"can":[38,124],"reduce":[39],"off-chip":[40],"memory":[41,61,102,179],"accesses":[42],"open":[44],"avenues":[45],"for":[46,99,139],"parallelization.":[47],"However,":[48],"exploitation":[50],"both":[52,106],"reuse":[54,77,206],"parallelization":[56,210],"limited":[58,100],"by":[59,188,197,216,222,231,235],"resources":[62],"available":[63],"on-chip.":[64],"As":[65],"a":[66,128,169,198],"result,":[67],"considering":[68],"these":[69],"two":[70],"problems":[71,107],"separately,":[72],"e.g.,":[73],"first":[74,91,203],"exploring":[75,80],"then":[79,208],"data-level":[81],"based":[83,142],"on":[84,143,168,177,211],"options":[87],"determined":[88,187,196,230],"step,":[92],"may":[93],"not":[94],"yield":[95],"performance-optimal":[97,183,219],"designs":[98,184,195,220,229],"resources.":[103],"We":[104,118,191],"consider":[105],"at":[108],"same":[110,213],"time,":[111],"exposing":[112],"dependence":[114],"between":[115],"two.":[117],"show":[119,133],"that":[120,134,173,202],"combined":[122],"problem":[123],"be":[125],"formulated":[126],"as":[127],"program":[130],"further":[132],"efficient":[135],"solution":[136],"techniques":[137],"exist":[138],"problem,":[141],"recent":[144],"advances":[145],"so-called":[149],"<i":[150,153],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[151,154],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">geometric</i>":[152],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">programming</i>":[155],"problems.":[156],"The":[157],"results":[158],"from":[159],"applying":[160],"several":[164],"real":[165],"benchmarks":[166],"implemented":[167,194],"Xilinx":[170],"device":[171],"demonstrate":[172],"given":[174],"different":[175],"constraints":[176],"utilization,":[180],"corresponding":[182],"are":[185,225],"automatically":[186],"framework.":[190],"have":[192],"also":[193],"two-stage":[199,233],"method":[201,234],"explores":[204,209],"platform,":[214],"comparison,":[217],"our":[223],"faster":[226],"than":[227],"up":[236],"5.7":[238],"times.":[239]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":8}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}