{"id":"https://openalex.org/W2209636486","doi":"https://doi.org/10.1109/tcad.2009.2013283","title":"${\\ssr HLS}\\hbox{-}{\\ssr pg}$: High-Level Synthesis of Power-Gated Circuits","display_name":"${\\ssr HLS}\\hbox{-}{\\ssr pg}$: High-Level Synthesis of Power-Gated Circuits","publication_year":2009,"publication_date":"2009-02-19","ids":{"openalex":"https://openalex.org/W2209636486","doi":"https://doi.org/10.1109/tcad.2009.2013283","mag":"2209636486"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2013283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2013283","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058517445","display_name":"Eunjoo Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eunjoo Choi","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042883061","display_name":"Changsik Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Changsik Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14394922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"3","first_page":"451","last_page":"456"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.545728325843811},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.524039089679718},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.48089146614074707},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47365105152130127},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4182332158088684},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33870527148246765},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2674117088317871},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1667812466621399},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.148398756980896},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12432345747947693},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.09395495057106018},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07644414901733398}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.545728325843811},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.524039089679718},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.48089146614074707},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47365105152130127},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4182332158088684},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33870527148246765},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2674117088317871},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1667812466621399},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.148398756980896},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12432345747947693},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.09395495057106018},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07644414901733398},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2013283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2013283","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321292","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1965585119","https://openalex.org/W2030607272","https://openalex.org/W2114621701","https://openalex.org/W2131065168"],"related_works":["https://openalex.org/W2138099459","https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W972276598","https://openalex.org/W4246352526","https://openalex.org/W2140707386","https://openalex.org/W2339195741","https://openalex.org/W2028665553"],"abstract_inverted_index":{"A":[0],"problem":[1],"inherent":[2],"in":[3,18,68],"power-gated":[4,89],"circuits":[5,90],"is":[6,45],"the":[7,15,38,51,58,88],"overhead":[8],"of":[9,53],"state-retention":[10],"storage":[11],"required":[12,56],"to":[13,37,87],"preserve":[14],"circuit":[16,40],"state":[17],"standby":[19],"mode.HLS-pgis":[20],"a":[21,46],"new":[22,47],"design":[23],"framework":[24],"that":[25,49],"takes":[26],"power":[27],"gating":[28],"into":[29],"account,":[30],"from":[31],"scheduling,":[32],"allocation,":[33],"and":[34,82],"controller":[35],"synthesis":[36],"final":[39],"layout.":[41],"Its":[42],"main":[43],"feature":[44],"scheduler":[48],"minimizes":[50],"number":[52],"retention":[54],"registers":[55],"at":[57],"power-gating":[59],"control":[60],"step.":[61],"In":[62],"experiments":[63],"on":[64,76],"benchmark":[65],"designs":[66],"implemented":[67],"0.9-V":[69],"65-nm":[70],"technology,HLS-pgreduced":[71],"leakage":[72],"current":[73],"by":[74,92],"20.7%":[75],"average,":[77],"with":[78],"5.0%":[79],"less":[80,84],"area":[81],"4.1%":[83],"wirelength,":[85],"compared":[86],"produced":[91],"conventional":[93],"high-level":[94],"synthesis.":[95]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}