{"id":"https://openalex.org/W2123882586","doi":"https://doi.org/10.1109/tcad.2009.2012532","title":"Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements","display_name":"Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements","publication_year":2009,"publication_date":"2009-02-19","ids":{"openalex":"https://openalex.org/W2123882586","doi":"https://doi.org/10.1109/tcad.2009.2012532","mag":"2123882586"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2009.2012532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2012532","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea","Dept. of Electr. Eng., KAIST, Daejeon#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng., KAIST, Daejeon#TAB#","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108744170","display_name":"Seungwhun Paik","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwhun Paik","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea","Dept. of Electr. Eng., KAIST, Daejeon#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng., KAIST, Daejeon#TAB#","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075366309","display_name":"Hyung-Ock Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyung-Ock Kim","raw_affiliation_strings":["Samsung Electronics Company Limited, Yongin si, South Korea","[Samsung Electron., Yongin]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Limited, Yongin si, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"[Samsung Electron., Yongin]","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5259,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.84226783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":"3","first_page":"327","last_page":"339"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.743238627910614},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6512120962142944},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6161969900131226},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.6142213344573975},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5297454595565796},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5293577313423157},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.4584611654281616},{"id":"https://openalex.org/keywords/zigzag","display_name":"Zigzag","score":0.4519694149494171},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44253838062286377},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4310370683670044},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4224662482738495},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4060928225517273},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2906935214996338},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2461785078048706},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.157577782869339},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12946385145187378},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09094706177711487}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.743238627910614},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6512120962142944},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6161969900131226},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.6142213344573975},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5297454595565796},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5293577313423157},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4584611654281616},{"id":"https://openalex.org/C192271897","wikidata":"https://www.wikidata.org/wiki/Q198438","display_name":"Zigzag","level":2,"score":0.4519694149494171},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44253838062286377},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4310370683670044},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4224662482738495},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4060928225517273},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2906935214996338},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2461785078048706},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.157577782869339},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12946385145187378},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09094706177711487},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2009.2012532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2009.2012532","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W67633605","https://openalex.org/W1503103436","https://openalex.org/W1535830875","https://openalex.org/W1761143336","https://openalex.org/W1905847227","https://openalex.org/W2008243923","https://openalex.org/W2017370932","https://openalex.org/W2042151827","https://openalex.org/W2106157873","https://openalex.org/W2110164441","https://openalex.org/W2114621701","https://openalex.org/W2121225064","https://openalex.org/W2126105956","https://openalex.org/W2126416778","https://openalex.org/W2127394059","https://openalex.org/W2130968703","https://openalex.org/W2139542266","https://openalex.org/W2143727503","https://openalex.org/W2145267773","https://openalex.org/W2168075227","https://openalex.org/W2169033838","https://openalex.org/W2173522374","https://openalex.org/W4237499859","https://openalex.org/W4246982917","https://openalex.org/W4251099801","https://openalex.org/W4254042266","https://openalex.org/W6632129588","https://openalex.org/W6684643735"],"related_works":["https://openalex.org/W2075172982","https://openalex.org/W2012065800","https://openalex.org/W3013845316","https://openalex.org/W2783501501","https://openalex.org/W2125647168","https://openalex.org/W2109343975","https://openalex.org/W2282162811","https://openalex.org/W2021918087","https://openalex.org/W2324305405","https://openalex.org/W2127275249"],"abstract_inverted_index":{"Zigzag":[0],"power":[1,12,30,52,116,128],"gating":[2],"(ZPG)":[3],"can":[4],"overcome":[5],"the":[6,57,138,147,160,164,172],"long":[7],"wake-up":[8],"delay":[9],"of":[10,46,107,149,167,185],"standard":[11],"gating,":[13],"but":[14],"its":[15],"requirement":[16],"for":[17,42,195],"both":[18,159],"nMOS":[19],"and":[20,75,90,121,163,190],"pMOS":[21],"current":[22,76],"switches,":[23],"in":[24,111,187,192,199],"a":[25,39,50,93,98,108,150,154,168],"zigzag":[26],"pattern,":[27],"requires":[28,113],"complicated":[29],"networks,":[31],"limiting":[32],"application":[33],"to":[34,62,86,92,123],"custom":[35,66],"designs.":[36],"We":[37,145,170],"propose":[38],"design":[40,45,79,96],"framework":[41],"cell-based":[43],"semicustom":[44],"ZPG":[47,70,112,143],"circuits,":[48,74],"using":[49,97],"new":[51],"network":[53],"architecture":[54],"that":[55,133],"allows":[56],"unmodified":[58],"conventional":[59],"logic":[60],"cells":[61],"be":[63,130],"combined":[64],"with":[65],"circuitry":[67],"such":[68],"as":[69,153],"flip-flops,":[71],"input":[72],"forcing":[73],"switches.":[77],"The":[78,105,126],"flow,":[80],"from":[81],"register":[82],"transfer":[83],"level":[84],"description":[85],"layout,":[87],"is":[88,134],"described":[89],"applied":[91],"32-b":[94],"microprocessor":[95],"1.2-V":[99],"65-nm":[100,200],"triple-well":[101],"bulk":[102],"CMOS":[103],"process.":[104],"use":[106],"sleep":[109,151],"vector":[110,152],"additional":[114],"switching":[115,127],"when":[117],"entering":[118],"standby":[119],"mode":[120],"returning":[122],"active":[124],"mode.":[125],"should":[129],"minimized":[131],"so":[132],"does":[135],"not":[136],"outweigh":[137],"leakage":[139],"saved":[140],"by":[141,174],"employing":[142,175],"scheme.":[144],"formulate":[146],"selection":[148],"multiobjective":[155,176],"optimization":[156],"problem,":[157],"minimizing":[158],"transition":[161,188],"energy":[162,189],"total":[165,193],"wirelength":[166,194],"design.":[169],"solve":[171],"problem":[173],"genetic-based":[177],"algorithm.":[178],"Experimental":[179],"results":[180],"show":[181],"an":[182],"average":[183],"saving":[184],"39%":[186],"8%":[191],"several":[196],"benchmark":[197],"circuits":[198],"technology.":[201]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}