{"id":"https://openalex.org/W1985647466","doi":"https://doi.org/10.1109/tcad.2008.2009151","title":"An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs","display_name":"An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs","publication_year":2008,"publication_date":"2008-12-22","ids":{"openalex":"https://openalex.org/W1985647466","doi":"https://doi.org/10.1109/tcad.2008.2009151","mag":"1985647466"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2008.2009151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2009151","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079362458","display_name":"Jiawei Fang","orcid":"https://orcid.org/0009-0003-5614-3000"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jia-Wei Fang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102088315","display_name":"Chin-Hsiung Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Hsiung Hsu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079362458"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":3.729,"has_fulltext":false,"cited_by_count":61,"citation_normalized_percentile":{"value":0.9268409,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"28","issue":"1","first_page":"98","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.6315774321556091},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5837867259979248},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.5736432075500488},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5575084090232849},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5552383661270142},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5148676633834839},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.5108403563499451},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4784702956676483},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.4305761456489563},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.413333535194397},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34871381521224976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3476692736148834},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.33343708515167236},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.200587660074234},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14499470591545105},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1388256549835205},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.12584805488586426}],"concepts":[{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.6315774321556091},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5837867259979248},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.5736432075500488},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5575084090232849},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5552383661270142},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5148676633834839},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.5108403563499451},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4784702956676483},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.4305761456489563},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.413333535194397},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34871381521224976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3476692736148834},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.33343708515167236},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.200587660074234},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14499470591545105},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1388256549835205},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.12584805488586426},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2008.2009151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2009151","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.158.3194","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.3194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cc.ee.ntu.edu.tw/~ywchang/Papers/tcad09-flipchip.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1525605957","https://openalex.org/W1990714785","https://openalex.org/W2011039300","https://openalex.org/W2033614948","https://openalex.org/W2041569531","https://openalex.org/W2057451163","https://openalex.org/W2111991792","https://openalex.org/W2116214587","https://openalex.org/W2120532032","https://openalex.org/W2124101942","https://openalex.org/W2141270153","https://openalex.org/W2145374250","https://openalex.org/W2147329645","https://openalex.org/W2147776496","https://openalex.org/W2161474076","https://openalex.org/W2170086061","https://openalex.org/W3139912809","https://openalex.org/W4231451574","https://openalex.org/W4233439699","https://openalex.org/W4241328886","https://openalex.org/W4243778128","https://openalex.org/W4246322628","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2181601090","https://openalex.org/W2108305519","https://openalex.org/W2068473861","https://openalex.org/W1971663816","https://openalex.org/W3127002380","https://openalex.org/W2369989480","https://openalex.org/W2607223747","https://openalex.org/W2124642421","https://openalex.org/W2361465121","https://openalex.org/W2030786877"],"abstract_inverted_index":{"The":[0,129],"flip-chip":[1,36],"package":[2],"provides":[3],"a":[4,40,72,97,125],"high":[5],"chip-density":[6],"solution":[7,65,107,184],"to":[8,61,91,141],"the":[9,26,31,34,67,106,115,143,162],"demand":[10],"for":[11,33,66,100],"more":[12],"input-output":[13],"pads":[14,44],"of":[15,75,105],"very":[16],"large":[17],"scale":[18],"integration":[19],"designs.":[20],"In":[21,82],"this":[22],"paper,":[23],"we":[24],"present":[25],"first":[27,86],"routing":[28,37,77,131,140],"algorithm":[29,51],"in":[30,181],"literature":[32],"preassignment":[35],"problem":[38],"with":[39],"predefined":[41],"netlist":[42],"among":[43],"and":[45,47,59,95,137,161,166],"wire-width":[46],"signal-skew":[48,169],"considerations.":[49],"Our":[50],"is":[52],"based":[53,147],"on":[54,122,148],"integer":[55],"linear":[56],"programming":[57],"(ILP)":[58],"guarantees":[60],"find":[62],"an":[63],"optimal":[64,163],"addressed":[68],"problem.":[69],"It":[70],"adopts":[71],"two-stage":[73],"technique":[74],"global":[76,83],"followed":[78],"by":[79,119],"detailed":[80,130],"routing.":[81,144],"routing,":[84],"it":[85],"uses":[87],"three":[88],"reduction":[89,110,127],"techniques":[90,111],"prune":[92,114],"redundant":[93],"solutions":[94],"create":[96],"global-routing":[98,164],"path":[99],"each":[101],"net.":[102],"Without":[103],"loss":[104],"optimality,":[108],"our":[109,155],"can":[112,157],"further":[113],"ILP":[116],"variables":[117],"(constraints)":[118],"85.5%":[120],"(98.0%)":[121],"average":[123],"over":[124],"recent":[126,176],"technique.":[128],"applies":[132],"passing-point":[133],"assignment,":[134],"net-ordering":[135],"determination,":[136],"X-based":[138],"gridless":[139],"complete":[142],"Experimental":[145],"results":[146],"five":[149],"real":[150],"industry":[151],"designs":[152],"show":[153],"that":[154],"router":[156],"achieve":[158],"100%":[159],"routability":[160],"wirelength,":[165],"satisfy":[167],"all":[168],"constraints,":[170],"under":[171],"reasonable":[172],"central-processing-unit":[173],"times,":[174],"whereas":[175],"related":[177],"work":[178],"has":[179],"resulted":[180],"much":[182],"inferior":[183],"quality.":[185]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}