{"id":"https://openalex.org/W2144785157","doi":"https://doi.org/10.1109/tcad.2008.2006159","title":"Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods","display_name":"Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods","publication_year":2008,"publication_date":"2008-11-25","ids":{"openalex":"https://openalex.org/W2144785157","doi":"https://doi.org/10.1109/tcad.2008.2006159","mag":"2144785157"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2008.2006159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006159","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082821824","display_name":"David Walter","orcid":"https://orcid.org/0000-0001-8781-7176"},"institutions":[{"id":"https://openalex.org/I56139608","display_name":"University of Northern Philippines","ror":"https://ror.org/05sykgj25","country_code":"PH","type":"education","lineage":["https://openalex.org/I56139608"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"David Walter","raw_affiliation_strings":["University of Northern Philippines, Vigan, Philippines","University of Northern Philippines, Vigan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Northern Philippines, Vigan, Philippines","institution_ids":["https://openalex.org/I56139608"]},{"raw_affiliation_string":"University of Northern Philippines, Vigan","institution_ids":["https://openalex.org/I56139608"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024750161","display_name":"Scott Little","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Scott Little","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, USA","Freescale Semiconductor,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor,","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111386695","display_name":"Chris J. Myers","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Myers","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Utah, Salt Lake, USA","The University of Utah#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Utah, Salt Lake, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"The University of Utah#TAB#","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052157226","display_name":"Nicholas Seegmiller","orcid":null},"institutions":[{"id":"https://openalex.org/I4210111469","display_name":"Sensory Cloud (United States)","ror":"https://ror.org/01vny5262","country_code":"US","type":"company","lineage":["https://openalex.org/I4210111469"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nicholas Seegmiller","raw_affiliation_strings":["Sensory Sweep Studios, Salt Lake, USA","Sensory Sweep Studios"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sensory Sweep Studios, Salt Lake, USA","institution_ids":[]},{"raw_affiliation_string":"Sensory Sweep Studios","institution_ids":["https://openalex.org/I4210111469"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109357349","display_name":"Tomohiro Yoneda","orcid":null},"institutions":[{"id":"https://openalex.org/I184597095","display_name":"National Institute of Informatics","ror":"https://ror.org/04ksd4g47","country_code":"JP","type":"facility","lineage":["https://openalex.org/I1319490839","https://openalex.org/I184597095","https://openalex.org/I4210158934"]},{"id":"https://openalex.org/I4210158934","display_name":"Research Organization of Information and Systems","ror":"https://ror.org/04p4e8t29","country_code":"JP","type":"facility","lineage":["https://openalex.org/I1319490839","https://openalex.org/I4210158934"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomohiro Yoneda","raw_affiliation_strings":["National Institute of Information, Tokyo, Japan","Research Organization of Information and Systems, National Institute of Informatics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Information, Tokyo, Japan","institution_ids":["https://openalex.org/I184597095"]},{"raw_affiliation_string":"Research Organization of Information and Systems, National Institute of Informatics","institution_ids":["https://openalex.org/I184597095","https://openalex.org/I4210158934"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.6732,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.93031478,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"27","issue":"12","first_page":"2223","last_page":"2235"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/symbolic-trajectory-evaluation","display_name":"Symbolic trajectory evaluation","score":0.8028602004051208},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.7871502637863159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7027432322502136},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.6927767395973206},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6567461490631104},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.6524611711502075},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6034992337226868},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5568533539772034},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.49247774481773376},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4917176067829132},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4612174928188324},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.44996920228004456},{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.4356876611709595},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4269311726093292},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.4265667498111725},{"id":"https://openalex.org/keywords/abstraction-model-checking","display_name":"Abstraction model checking","score":0.42650189995765686},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4069802761077881},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3010406792163849},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25648629665374756},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19826585054397583}],"concepts":[{"id":"https://openalex.org/C23123167","wikidata":"https://www.wikidata.org/wiki/Q7661193","display_name":"Symbolic trajectory evaluation","level":3,"score":0.8028602004051208},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.7871502637863159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7027432322502136},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.6927767395973206},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6567461490631104},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.6524611711502075},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6034992337226868},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5568533539772034},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.49247774481773376},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4917176067829132},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4612174928188324},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.44996920228004456},{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.4356876611709595},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4269311726093292},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.4265667498111725},{"id":"https://openalex.org/C30888246","wikidata":"https://www.wikidata.org/wiki/Q4669969","display_name":"Abstraction model checking","level":3,"score":0.42650189995765686},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4069802761077881},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3010406792163849},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25648629665374756},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19826585054397583},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2008.2006159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006159","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.7300000190734863,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310207","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":83,"referenced_works":["https://openalex.org/W1480537711","https://openalex.org/W1481878833","https://openalex.org/W1483783534","https://openalex.org/W1489527380","https://openalex.org/W1492259997","https://openalex.org/W1498285565","https://openalex.org/W1499853177","https://openalex.org/W1515175581","https://openalex.org/W1515930456","https://openalex.org/W1522448884","https://openalex.org/W1522694098","https://openalex.org/W1530765221","https://openalex.org/W1534714322","https://openalex.org/W1535839566","https://openalex.org/W1536813105","https://openalex.org/W1537946603","https://openalex.org/W1543548877","https://openalex.org/W1546101340","https://openalex.org/W1547995378","https://openalex.org/W1558473974","https://openalex.org/W1563593121","https://openalex.org/W1568333198","https://openalex.org/W1570732927","https://openalex.org/W1573344143","https://openalex.org/W1576278728","https://openalex.org/W1577323490","https://openalex.org/W1586140256","https://openalex.org/W1595006413","https://openalex.org/W1595871524","https://openalex.org/W1599033249","https://openalex.org/W1607269396","https://openalex.org/W1836483134","https://openalex.org/W1948299783","https://openalex.org/W1978113628","https://openalex.org/W1994143452","https://openalex.org/W1995691455","https://openalex.org/W1998752433","https://openalex.org/W2004463571","https://openalex.org/W2022846948","https://openalex.org/W2037237815","https://openalex.org/W2057361103","https://openalex.org/W2060095702","https://openalex.org/W2062873592","https://openalex.org/W2062897452","https://openalex.org/W2076513239","https://openalex.org/W2080267935","https://openalex.org/W2101481392","https://openalex.org/W2104439088","https://openalex.org/W2107164313","https://openalex.org/W2115796899","https://openalex.org/W2117350447","https://openalex.org/W2120200239","https://openalex.org/W2124292368","https://openalex.org/W2124778357","https://openalex.org/W2125967324","https://openalex.org/W2128543030","https://openalex.org/W2132472209","https://openalex.org/W2134451579","https://openalex.org/W2142091551","https://openalex.org/W2147115528","https://openalex.org/W2147340401","https://openalex.org/W2155660165","https://openalex.org/W2156581962","https://openalex.org/W2157658705","https://openalex.org/W2167668895","https://openalex.org/W2168621995","https://openalex.org/W2169895193","https://openalex.org/W2259817465","https://openalex.org/W2913459036","https://openalex.org/W2916441570","https://openalex.org/W2987077139","https://openalex.org/W3148137902","https://openalex.org/W3158747708","https://openalex.org/W4254726612","https://openalex.org/W4298011152","https://openalex.org/W6629229754","https://openalex.org/W6629352142","https://openalex.org/W6630700646","https://openalex.org/W6631522544","https://openalex.org/W6634258166","https://openalex.org/W6634694858","https://openalex.org/W6636182197","https://openalex.org/W6638638628"],"related_works":["https://openalex.org/W2365988016","https://openalex.org/W2212264424","https://openalex.org/W2144785157","https://openalex.org/W2053470278","https://openalex.org/W4254417154","https://openalex.org/W2015778889","https://openalex.org/W1973494035","https://openalex.org/W1489469477","https://openalex.org/W1980637177","https://openalex.org/W4241233758"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"symbolic":[4],"model":[5,16,28],"checking":[6],"algorithms":[7],"for":[8],"the":[9,23],"verification":[10],"of":[11],"analog/mixed-signal":[12],"circuits.":[13],"The":[14],"first":[15],"checker":[17,29],"utilizes":[18],"binary":[19],"decision":[20],"diagrams":[21],"while":[22],"second":[24],"is":[25],"a":[26,32],"bounded":[27],"that":[30],"uses":[31],"satisfiability":[33],"modulo":[34],"theory":[35],"solver.":[36],"Both":[37],"methods":[38],"have":[39],"been":[40],"implemented,":[41],"and":[42],"preliminary":[43],"results":[44],"are":[45],"promising.":[46]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}