{"id":"https://openalex.org/W2173359640","doi":"https://doi.org/10.1109/tcad.2008.2006156","title":"Optimizing Nonmonotonic Interconnect Using Functional Simulation and Logic Restructuring","display_name":"Optimizing Nonmonotonic Interconnect Using Functional Simulation and Logic Restructuring","publication_year":2008,"publication_date":"2008-11-25","ids":{"openalex":"https://openalex.org/W2173359640","doi":"https://doi.org/10.1109/tcad.2008.2006156","mag":"2173359640"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2008.2006156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006156","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073198546","display_name":"Stephen M. Plaza","orcid":"https://orcid.org/0000-0001-7425-8555"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen M. Plaza","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065370018","display_name":"Igor L. Markov","orcid":"https://orcid.org/0000-0002-3826-527X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor L. Markov","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030335506","display_name":"Valeria Bertacco","orcid":"https://orcid.org/0000-0002-0319-3368"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeria M. Bertacco","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073198546"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":1.3318,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.82978015,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"27","issue":"12","first_page":"2107","last_page":"2119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6754891276359558},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6322686076164246},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5513718128204346},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.530186116695404},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.518223762512207},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5119982361793518},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.505821704864502},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.48143455386161804},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.47454890608787537},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4681307077407837},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.44479721784591675},{"id":"https://openalex.org/keywords/restructuring","display_name":"Restructuring","score":0.44440653920173645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4223301410675049},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4206230640411377},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4109204113483429},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36897528171539307},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.3487205505371094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32157522439956665},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.27050095796585083},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19295263290405273},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15777146816253662},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09723180532455444},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09230935573577881}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6754891276359558},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6322686076164246},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5513718128204346},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.530186116695404},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.518223762512207},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5119982361793518},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.505821704864502},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48143455386161804},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.47454890608787537},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4681307077407837},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.44479721784591675},{"id":"https://openalex.org/C45237549","wikidata":"https://www.wikidata.org/wiki/Q1376796","display_name":"Restructuring","level":2,"score":0.44440653920173645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4223301410675049},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4206230640411377},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4109204113483429},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36897528171539307},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.3487205505371094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32157522439956665},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27050095796585083},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19295263290405273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15777146816253662},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09723180532455444},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09230935573577881},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2008.2006156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006156","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1518705996","https://openalex.org/W1592365454","https://openalex.org/W1612810659","https://openalex.org/W1965259933","https://openalex.org/W2012173826","https://openalex.org/W2025892554","https://openalex.org/W2028027538","https://openalex.org/W2033572512","https://openalex.org/W2044560939","https://openalex.org/W2095698047","https://openalex.org/W2097924125","https://openalex.org/W2100002116","https://openalex.org/W2100465945","https://openalex.org/W2100735755","https://openalex.org/W2102502584","https://openalex.org/W2115016520","https://openalex.org/W2118182815","https://openalex.org/W2123455796","https://openalex.org/W2123692429","https://openalex.org/W2137035823","https://openalex.org/W2137432232","https://openalex.org/W2140132043","https://openalex.org/W2142785340","https://openalex.org/W2144881658","https://openalex.org/W2147971753","https://openalex.org/W2150985898","https://openalex.org/W2153125146","https://openalex.org/W2155462145","https://openalex.org/W2157778673","https://openalex.org/W2159283907","https://openalex.org/W2160171019","https://openalex.org/W2160252016","https://openalex.org/W2160521563","https://openalex.org/W2161463615","https://openalex.org/W2163932442","https://openalex.org/W2164154623","https://openalex.org/W2165081508","https://openalex.org/W3143290261","https://openalex.org/W3151499553","https://openalex.org/W4232821362","https://openalex.org/W4233708222","https://openalex.org/W4243399171","https://openalex.org/W4248183742","https://openalex.org/W4251514701","https://openalex.org/W4255371118","https://openalex.org/W6630973549","https://openalex.org/W6668058724","https://openalex.org/W6677731803","https://openalex.org/W6683815411","https://openalex.org/W6684084285"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W2386022279","https://openalex.org/W1488117239","https://openalex.org/W1966764473","https://openalex.org/W4387905179","https://openalex.org/W2519443189","https://openalex.org/W4243936066","https://openalex.org/W4236027727","https://openalex.org/W4235101055","https://openalex.org/W4387767018"],"abstract_inverted_index":{"The":[0],"relatively":[1],"poor":[2],"scaling":[3],"of":[4,13,37],"interconnect":[5,50,142,154],"in":[6,57,91],"modern":[7,82],"digital":[8],"circuits":[9],"necessitates":[10],"a":[11,54,60,77,103,124],"number":[12],"design":[14],"optimizations,":[15],"which":[16,63,110],"must":[17],"typically":[18],"be":[19,69],"iterated":[20],"several":[21],"times":[22],"to":[23,34,48,117,134],"meet":[24],"the":[25,35,92,100],"specified":[26],"performance":[27],"objectives.":[28],"Such":[29],"iterations":[30],"are":[31,115],"often":[32],"due":[33],"difficulty":[36],"early":[38],"delay":[39,51,66,155],"estimation,":[40],"particularly":[41],"before":[42],"placement.":[43],"Therefore,":[44],"effective":[45],"logic":[46,84,120,129],"restructuring":[47],"reduce":[49],"has":[52],"been":[53],"major":[55],"challenge":[56],"physical":[58,93],"synthesis,":[59],"phase":[61],"during":[62],"more":[64],"accurate":[65],"estimates":[67],"can":[68],"finally":[70],"gathered.":[71],"In":[72],"this":[73],"paper,":[74],"we":[75],"develop":[76],"new":[78],"approach":[79,96],"that":[80,114,138,146],"enhances":[81],"high-performance":[83],"synthesis":[85,125],"techniques":[86,148],"with":[87],"flexibility":[88],"and":[89,122,131,152,165],"accuracy":[90],"domain.":[94],"This":[95],"is":[97],"based":[98,106],"on":[99,107,128,158],"following:":[101],"1)":[102],"novel":[104],"criterion":[105],"path":[108],"monotonicity,":[109],"identifies":[111],"those":[112],"interconnects":[113],"amenable":[116],"optimization":[118,150],"through":[119],"restructuring,":[121],"2)":[123],"algorithm":[126],"relying":[127],"simulation":[130],"placement":[132],"information":[133],"identify":[135],"placed":[136],"subcircuits":[137],"hold":[139],"promise":[140],"for":[141],"reduction.":[143],"Experiments":[144],"indicate":[145],"our":[147],"find":[149],"opportunities":[151],"improve":[153],"by":[156],"11.7%":[157],"average":[159],"at":[160],"less":[161],"than":[162],"2%":[163],"wirelength":[164],"area":[166],"overhead.":[167]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}