{"id":"https://openalex.org/W2139653724","doi":"https://doi.org/10.1109/tcad.2008.2006151","title":"Fast and Optimal Redundant Via Insertion","display_name":"Fast and Optimal Redundant Via Insertion","publication_year":2008,"publication_date":"2008-11-25","ids":{"openalex":"https://openalex.org/W2139653724","doi":"https://doi.org/10.1109/tcad.2008.2006151","mag":"2139653724"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2008.2006151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006151","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039532083","display_name":"Kuang\u2010Yao Lee","orcid":"https://orcid.org/0000-0002-7647-438X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuang-Yao Lee","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu,","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073705099","display_name":"Ting-Chi Wang","orcid":"https://orcid.org/0000-0002-3435-0418"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Chi Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061862022","display_name":"Kai-Yuan Chao","orcid":"https://orcid.org/0009-0006-1057-1319"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai-Yuan Chao","raw_affiliation_strings":["Enterprise Microprocessor Group, Intel Corporation, Hillsboro, OR, USA","[Enterprise Microprocessor Group, Intel Corporation, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Enterprise Microprocessor Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Enterprise Microprocessor Group, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7309,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.9320499,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"27","issue":"12","first_page":"2197","last_page":"2208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.6269214749336243},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.61403489112854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5893069505691528},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5522447228431702},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5501794815063477},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.5168747901916504},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5002939701080322},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.4195483326911926},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3734019994735718},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3447374701499939},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.331983357667923},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.29874885082244873},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18346157670021057},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11926734447479248},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11318269371986389}],"concepts":[{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.6269214749336243},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.61403489112854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5893069505691528},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5522447228431702},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5501794815063477},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.5168747901916504},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5002939701080322},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.4195483326911926},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3734019994735718},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3447374701499939},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.331983357667923},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.29874885082244873},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18346157670021057},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11926734447479248},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11318269371986389},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2008.2006151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006151","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.151.7184","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.151.7184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dynamo.ecn.purdue.edu/~chengkok/papers/2008/tcad_via.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W73629738","https://openalex.org/W1823439865","https://openalex.org/W1967772216","https://openalex.org/W2031793959","https://openalex.org/W2061083860","https://openalex.org/W2075614116","https://openalex.org/W2096240822","https://openalex.org/W2107306581","https://openalex.org/W2107575459","https://openalex.org/W2113734214","https://openalex.org/W2115004507","https://openalex.org/W2145287211","https://openalex.org/W2148390345","https://openalex.org/W2148651340","https://openalex.org/W2149121027","https://openalex.org/W2154881556","https://openalex.org/W2168578526","https://openalex.org/W3146261614","https://openalex.org/W4245844975","https://openalex.org/W4246219036","https://openalex.org/W6642127025","https://openalex.org/W6674281007","https://openalex.org/W6681899340"],"related_works":["https://openalex.org/W3177062893","https://openalex.org/W3125143773","https://openalex.org/W2007032764","https://openalex.org/W803550684","https://openalex.org/W2483226803","https://openalex.org/W4352977312","https://openalex.org/W2067280619","https://openalex.org/W2041180560","https://openalex.org/W1925942709","https://openalex.org/W2047683846"],"abstract_inverted_index":{"Redundant":[0],"via":[1,37,44,101],"insertion":[2],"is":[3,52,111],"highly":[4],"effective":[5],"in":[6,30,114],"improving":[7],"chip":[8],"yield":[9],"and":[10,49,87],"reliability.":[11],"In":[12],"this":[13],"paper,":[14],"we":[15,93],"study":[16],"the":[17,50,84,88,95],"problem":[18,63,85],"of":[19,90],"<i":[20,23,26],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[21,24,27],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">double-cut</i>":[22],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">via</i>":[25],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">insertion</i>":[28],"(DVI)":[29],"a":[31,35,69],"post-routing":[32],"stage,":[33],"where":[34],"single":[36],"can":[38,64],"have,":[39],"at":[40],"most,":[41],"one":[42],"redundant":[43,57],"inserted":[45],"next":[46],"to":[47,53,99,122],"it":[48],"goal":[51],"insert":[54],"as":[55,59,68],"many":[56],"vias":[58],"possible.":[60],"The":[61],"DVI":[62,118],"be":[65],"naturally":[66],"formulated":[67],"zero-one":[70],"integer":[71],"linear":[72],"program":[73],"(0-1":[74],"ILP).":[75],"Our":[76],"main":[77],"contributions":[78],"are":[79],"acceleration":[80],"methods":[81],"for":[82],"reducing":[83],"size":[86],"number":[89],"constraints.":[91,103],"Moreover,":[92],"extend":[94],"0-1":[96,109],"ILP":[97,110],"formulation":[98],"handle":[100],"density":[102],"Experimental":[104],"results":[105],"show":[106],"that":[107],"our":[108],"very":[112],"efficient":[113],"computing":[115],"an":[116],"optimal":[117],"solution,":[119],"with":[120],"up":[121],"73.98":[123],"times":[124],"speedup":[125],"over":[126],"existing":[127],"heuristic":[128],"algorithms.":[129]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}