{"id":"https://openalex.org/W2135880741","doi":"https://doi.org/10.1109/tcad.2008.2006096","title":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","display_name":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","publication_year":2008,"publication_date":"2008-10-22","ids":{"openalex":"https://openalex.org/W2135880741","doi":"https://doi.org/10.1109/tcad.2008.2006096","mag":"2135880741"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2008.2006096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006096","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088406590","display_name":"Mohamed H. Abu-Rahma","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Mohamed H. Abu-Rahma","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Qualcomm, Inc., San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Qualcomm, Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohab Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.7485,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.94998779,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"27","issue":"11","first_page":"1983","last_page":"1995"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.593955934047699},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5602005124092102},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.51173996925354},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4837791621685028},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4633406102657318},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4321995973587036},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25615763664245605},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17100980877876282},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14528611302375793},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.10903245210647583}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.593955934047699},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5602005124092102},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.51173996925354},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4837791621685028},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4633406102657318},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4321995973587036},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25615763664245605},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17100980877876282},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14528611302375793},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.10903245210647583}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2008.2006096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006096","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W655609028","https://openalex.org/W1501443680","https://openalex.org/W1518236483","https://openalex.org/W1566902365","https://openalex.org/W1566916904","https://openalex.org/W1593348080","https://openalex.org/W1661368752","https://openalex.org/W1893212117","https://openalex.org/W1975400387","https://openalex.org/W2033443176","https://openalex.org/W2049928989","https://openalex.org/W2055510065","https://openalex.org/W2099320289","https://openalex.org/W2108271947","https://openalex.org/W2116359224","https://openalex.org/W2120116751","https://openalex.org/W2126810113","https://openalex.org/W2131581217","https://openalex.org/W2133877139","https://openalex.org/W2134067926","https://openalex.org/W2134838288","https://openalex.org/W2140281076","https://openalex.org/W2142718365","https://openalex.org/W2154054117","https://openalex.org/W2168559772","https://openalex.org/W2532574515","https://openalex.org/W2536505949","https://openalex.org/W4249816583","https://openalex.org/W4252374006","https://openalex.org/W4254506919","https://openalex.org/W6639635478"],"related_works":["https://openalex.org/W2041608016","https://openalex.org/W2050581823","https://openalex.org/W2170194719","https://openalex.org/W2026858083","https://openalex.org/W2355690768","https://openalex.org/W2156154954","https://openalex.org/W2146516786","https://openalex.org/W1885045956","https://openalex.org/W1976724132","https://openalex.org/W2042577965"],"abstract_inverted_index":{"The":[0,53,126],"increase":[1],"of":[2,25,32,50,79,84,116,134],"statistical":[3,40],"variations":[4,27,46],"in":[5,47,144,156,160],"advanced":[6],"nanometer":[7,157],"CMOS":[8],"technologies":[9],"poses":[10],"a":[11,33,100],"major":[12],"challenge":[13],"for":[14,81,99,131,153],"digital":[15],"circuit":[16],"design.":[17],"In":[18],"this":[19,124],"paper,":[20],"we":[21],"study":[22],"the":[23,29,48,77,82,112,117,132],"impact":[24,133],"random":[26],"on":[28,87],"delay":[30,45,88,114],"variability":[31],"gate":[34],"and":[35,38,58,75,137,140,162],"derive":[36],"simple":[37],"scalable":[39],"models":[41,55,129],"to":[42,60,122],"effectively":[43],"evaluate":[44],"presence":[49],"within-die":[51],"variations.":[52],"derived":[54,127],"are":[56,150],"verified":[57],"compared":[59],"Monte":[61],"Carlo":[62],"SPICE":[63],"simulations":[64],"using":[65],"industrial":[66],"90-nm":[67],"technology.":[68],"This":[69],"paper":[70],"provides":[71],"new":[72],"design":[73,146,155],"insight":[74],"highlights":[76],"importance":[78],"accounting":[80],"effect":[83],"input":[85,108],"slew":[86,109],"variations,":[89],"particularly":[90,151,159],"at":[91],"lower":[92],"supply":[93,102,135],"voltages.":[94],"We":[95,119],"also":[96],"show":[97],"that,":[98],"given":[101],"voltage,":[103],"there":[104],"is":[105],"an":[106],"optimum":[107],"that":[110],"minimizes":[111],"relative":[113],"variation":[115],"gate.":[118],"present":[120],"conditions":[121],"achieve":[123],"minimum.":[125],"analytical":[128],"account":[130],"voltage":[136],"output":[138],"loading":[139],"can":[141],"be":[142],"used":[143],"early":[145],"cycle.":[147],"These":[148],"results":[149],"important":[152],"variation-tolerant":[154],"technologies,":[158],"low-power":[161],"low-voltage":[163],"operation.":[164]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}