{"id":"https://openalex.org/W2096062821","doi":"https://doi.org/10.1109/tcad.2008.2006084","title":"Skewed Flip-Flop and Mixed-$V_{t}$ Gates for Minimizing Leakage in Sequential Circuits","display_name":"Skewed Flip-Flop and Mixed-$V_{t}$ Gates for Minimizing Leakage in Sequential Circuits","publication_year":2008,"publication_date":"2008-10-22","ids":{"openalex":"https://openalex.org/W2096062821","doi":"https://doi.org/10.1109/tcad.2008.2006084","mag":"2096062821"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2008.2006084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006084","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039958474","display_name":"Jun Seomun","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jun Seomun","raw_affiliation_strings":["Dept. of Electr. Eng., KAIST, Daejeon","Dept. of Electr. Eng., KAIST, Daejeon#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., KAIST, Daejeon","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng., KAIST, Daejeon#TAB#","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100368639","display_name":"Jae Hyun Kim","orcid":"https://orcid.org/0000-0003-2824-0113"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Hyun Kim","raw_affiliation_strings":["System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Yongin si, South Korea","[System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Yongin si, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Yongin si, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"[System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Yongin si, South Korea]","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6037,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74819925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":"11","first_page":"1956","last_page":"1968"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4798142910003662},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.43587714433670044},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4156743884086609},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4112066924571991},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09046393632888794}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4798142910003662},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.43587714433670044},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4156743884086609},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4112066924571991},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09046393632888794},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2008.2006084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.2006084","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:koasas.kaist.ac.kr:10203/91376","is_oa":false,"landing_page_url":"http://hdl.handle.net/10203/91376","pdf_url":null,"source":{"id":"https://openalex.org/S4306402435","display_name":"KAIST Institutional Repository (KAIST)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I157485424","host_organization_name":"Korea Advanced Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I157485424"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W161930826","https://openalex.org/W1511688816","https://openalex.org/W1535830875","https://openalex.org/W1991727477","https://openalex.org/W1996086722","https://openalex.org/W2026078757","https://openalex.org/W2042151827","https://openalex.org/W2042352336","https://openalex.org/W2047001922","https://openalex.org/W2047518460","https://openalex.org/W2075188509","https://openalex.org/W2076469371","https://openalex.org/W2085447363","https://openalex.org/W2099074725","https://openalex.org/W2105035472","https://openalex.org/W2106157873","https://openalex.org/W2106201583","https://openalex.org/W2108049334","https://openalex.org/W2114621701","https://openalex.org/W2122421989","https://openalex.org/W2128090256","https://openalex.org/W2130968703","https://openalex.org/W2132238172","https://openalex.org/W2133773440","https://openalex.org/W2136403269","https://openalex.org/W2142726556","https://openalex.org/W2145267773","https://openalex.org/W2147597268","https://openalex.org/W2149898688","https://openalex.org/W2154941994","https://openalex.org/W2162935501","https://openalex.org/W2167566128","https://openalex.org/W2169033838","https://openalex.org/W2170265438","https://openalex.org/W2608908632","https://openalex.org/W3150564051","https://openalex.org/W4230515499","https://openalex.org/W4241101913","https://openalex.org/W4244696039","https://openalex.org/W4251099801","https://openalex.org/W4254042266","https://openalex.org/W4255020777","https://openalex.org/W6632129588","https://openalex.org/W6681499266"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4315697128","https://openalex.org/W4382323155","https://openalex.org/W3205506801","https://openalex.org/W2971502891","https://openalex.org/W4287067436","https://openalex.org/W4280599700","https://openalex.org/W3183570023","https://openalex.org/W3102845713","https://openalex.org/W4323650687"],"abstract_inverted_index":{"MixedVthas":[0],"been":[1],"widely":[2],"used":[3],"to":[4,48,124,130,150],"control":[5],"leakage":[6,95,127,145,153],"without":[7],"affecting":[8],"circuit":[9],"performance.":[10],"However,":[11],"existing":[12],"approaches":[13],"only":[14],"target":[15],"combinational":[16,42],"circuits,":[17,140],"even":[18],"though":[19],"sequential":[20,120],"elements":[21],"such":[22,89],"as":[23,90,123],"flip-flops":[24,36,118,156],"contribute":[25],"an":[26,143],"appreciable":[27],"proportion":[28],"of":[29,41,66,80,94,147,154],"the":[30,39,58,67,106,126,132,138,155],"total":[31],"leakage.":[32],"Applying":[33],"highVtto":[34],"ordinary":[35],"would":[37,54],"reduce":[38,125],"number":[40],"gates":[43],"that":[44,108],"can":[45,73],"be":[46,55,74],"assigned":[47],"highVt,":[49],"because":[50],"any":[51],"timing":[52,133],"slacks":[53],"absorbed":[56],"by":[57,76,160],"increased":[59],"setup":[60],"guard":[61],"time":[62],"and":[63,96],"propagation":[64],"delay":[65],"high-Vtflip-flops.":[68],"A":[69],"skewed":[70,101],"flip-flop":[71,85],"(SFF)":[72],"constructed":[75],"replacing":[77],"a":[78,83],"subset":[79],"transistors":[81,107],"in":[82,119],"conventional":[84,117],"with":[86,137],"low-leakage":[87],"devices,":[88],"large-Lgatetransistors.":[91],"In":[92],"terms":[93],"delay,":[97],"SFFs":[98,115],"exhibit":[99],"very":[100],"characteristic,":[102],"which":[103],"depends":[104],"on":[105,162],"are":[109],"replaced.":[110],"Our":[111],"algorithm":[112],"selectively":[113],"substitutes":[114],"for":[116],"circuits":[121],"so":[122],"while":[128],"continuing":[129],"satisfy":[131],"constraint.":[134],"When":[135],"combined":[136],"mixed-Vtcombinational":[139],"this":[141],"achieves":[142],"average":[144],"saving":[146],"15%":[148],"compared":[149],"mixedVtalone.":[151],"The":[152],"themselves":[157],"is":[158],"cut":[159],"25%":[161],"average.":[163]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}