{"id":"https://openalex.org/W4253462032","doi":"https://doi.org/10.1109/tcad.2007.8361584","title":"Scan test cost and power reduction through systematic scan reconfiguration","display_name":"Scan test cost and power reduction through systematic scan reconfiguration","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W4253462032","doi":"https://doi.org/10.1109/tcad.2007.8361584"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2007.8361584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2007.8361584","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110228785","display_name":"Ahmad A. Al-Yamani","orcid":null},"institutions":[{"id":"https://openalex.org/I134085113","display_name":"King Fahd University of Petroleum and Minerals","ror":"https://ror.org/03yez3163","country_code":"SA","type":"education","lineage":["https://openalex.org/I134085113"]},{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["SA","US"],"is_corresponding":false,"raw_author_name":"Ahmad Al-Yamani","raw_affiliation_strings":["King Fahd University of Petroleum and Minerals, Dhahran 31261, Saudi Arabia, and also with the Center for Reliable Computing, Stanford University, Stanford, CA 94305 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"King Fahd University of Petroleum and Minerals, Dhahran 31261, Saudi Arabia, and also with the Center for Reliable Computing, Stanford University, Stanford, CA 94305 USA","institution_ids":["https://openalex.org/I134085113","https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085989672","display_name":"Narendra Devta-Prasanna","orcid":null},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Narendra Devta-Prasanna","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA 52242 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA 52242 USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034183191","display_name":"Erik Chmelar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Erik Chmelar","raw_affiliation_strings":["LSI Logic, Milpitas, CA 95035 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Logic, Milpitas, CA 95035 USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021638652","display_name":"Mikhail Grinchuk","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mikhail Grinchuk","raw_affiliation_strings":["LSI Logic, Milpitas, CA 95035 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Logic, Milpitas, CA 95035 USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088327302","display_name":"A. Gunda","orcid":"https://orcid.org/0000-0002-7159-4622"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arun Gunda","raw_affiliation_strings":["LSI Logic, Milpitas, CA 95035 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Logic, Milpitas, CA 95035 USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.38939173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"26","issue":"5","first_page":"907","last_page":"918"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9648000001907349,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9634000062942505,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.9256037473678589},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.8898195028305054},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7218989133834839},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7036296129226685},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.640741229057312},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6048831343650818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5846464037895203},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5434844493865967},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.4886167645454407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4855892062187195},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.46712854504585266},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.44690650701522827},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4417960047721863},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4337612986564636},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32388949394226074},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.306122362613678},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23398008942604065},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16499561071395874},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10879182815551758}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.9256037473678589},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.8898195028305054},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7218989133834839},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7036296129226685},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.640741229057312},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6048831343650818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5846464037895203},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5434844493865967},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.4886167645454407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4855892062187195},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.46712854504585266},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.44690650701522827},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4417960047721863},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4337612986564636},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32388949394226074},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.306122362613678},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23398008942604065},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16499561071395874},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10879182815551758},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2007.8361584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2007.8361584","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2117171289","https://openalex.org/W2127184179","https://openalex.org/W3088373974","https://openalex.org/W2160753176","https://openalex.org/W4253246424","https://openalex.org/W2049913894","https://openalex.org/W4230966676","https://openalex.org/W2520108610","https://openalex.org/W2111803469","https://openalex.org/W2129020400"],"abstract_inverted_index":{"This":[0],"paper":[1,39],"presents":[2,41],"segmented":[3],"addressable":[4],"scan":[5,34,43],"(SAS),":[6],"a":[7,26,30,45],"test":[8,12,15,18,46,88],"architecture":[9,73],"that":[10,50],"addresses":[11],"data":[13,47],"volume,":[14],"application":[16],"time,":[17],"power":[19],"consumption,":[20],"and":[21,74],"tester":[22],"channel":[23],"requirements":[24],"using":[25],"hardware":[27],"overhead":[28],"of":[29],"few":[31],"gates":[32],"per":[33],"chain.":[35],"Using":[36],"SAS,":[37],"this":[38],"also":[40],"systematic":[42],"reconfiguration,":[44],"compression":[48,58],"algorithm":[49,76],"is":[51],"applied":[52,78],"to":[53,56,79],"achieve":[54],"10\u00d7":[55],"40\u00d7":[57],"ratios":[59],"without":[60],"requiring":[61],"any":[62],"information":[63],"from":[64],"the":[65,69,75],"automatic-test-pattern-generation":[66],"tool":[67],"about":[68],"unspecified":[70],"bits.":[71],"The":[72],"were":[77],"both":[80],"single":[81],"stuck":[82],"as":[83,85],"well":[84],"transition":[86],"fault":[87],"sets.":[89]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}