{"id":"https://openalex.org/W4240714982","doi":"https://doi.org/10.1109/tcad.2007.8361581","title":"Wire sizing for non-tree topology","display_name":"Wire sizing for non-tree topology","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W4240714982","doi":"https://doi.org/10.1109/tcad.2007.8361581"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2007.8361581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2007.8361581","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100448036","display_name":"Zhuo Li","orcid":"https://orcid.org/0000-0002-9937-2669"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhuo Li","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX 78758 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX 78758 USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102784960","display_name":"Ying Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ying Zhou","raw_affiliation_strings":["Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078773079","display_name":"Weiping Shi","orcid":"https://orcid.org/0000-0001-9773-9255"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weiping Shi","raw_affiliation_strings":["Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44360317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":"5","first_page":"872","last_page":"880"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.7733502388000488},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7372276186943054},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7250608205795288},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6763117909431458},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5598379373550415},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5069096684455872},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5052445530891418},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5008082389831543},{"id":"https://openalex.org/keywords/tree-network","display_name":"Tree network","score":0.42095568776130676},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4027857184410095},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3982396125793457},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.34348756074905396},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.32169032096862793},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.17351263761520386},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07167017459869385}],"concepts":[{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.7733502388000488},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7372276186943054},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7250608205795288},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6763117909431458},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5598379373550415},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5069096684455872},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5052445530891418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5008082389831543},{"id":"https://openalex.org/C2781010653","wikidata":"https://www.wikidata.org/wiki/Q12056602","display_name":"Tree network","level":3,"score":0.42095568776130676},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4027857184410095},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3982396125793457},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.34348756074905396},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.32169032096862793},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.17351263761520386},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07167017459869385},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2007.8361581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2007.8361581","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W2593735092","https://openalex.org/W4240714982","https://openalex.org/W3139962521"],"abstract_inverted_index":{"Most":[0],"existing":[1],"methods":[2],"for":[3,9,29,114,117,175],"interconnect":[4],"wire":[5,27,164,192],"sizing":[6,28,165],"are":[7],"designed":[8],"RC":[10,52,64,69],"trees.":[11],"With":[12],"the":[13,17,41,47,73,85,90,94,123,127,152,158,162,170,207,216],"increasing":[14],"popularity":[15],"of":[16,49,57,84,148],"non-tree":[18,30,51,63,96,143,176],"topology":[19,116],"in":[20,104,228],"clock":[21],"networks":[22,31],"and":[23,87,132,206,225],"multiple":[24],"link":[25],"networks,":[26,149,200],"becomes":[32],"an":[33],"important":[34],"problem.":[35],"In":[36],"this":[37,109],"paper,":[38],"we":[39,178,219],"propose":[40],"first":[42],"systematic":[43],"method":[44,55,156,174],"to":[45,93,142,182,189,234],"size":[46,82],"wires":[48,83,91],"general":[50],"networks.":[53],"Our":[54],"consists":[56],"three":[58,99],"steps:":[59],"1)":[60],"decompose":[61],"a":[62,67],"network":[65,70],"into":[66],"tree":[68,115,163],"such":[71,120,150],"that":[72],"Elmore":[74,184],"delay":[75,185,202,223],"at":[76],"every":[77],"sink":[78],"remains":[79],"unchanged;":[80],"2)":[81],"tree;":[86],"3)":[88],"merge":[89],"back":[92],"original":[95],"network.":[97],"All":[98],"steps":[100],"can":[101,139,179,220],"be":[102,140],"implemented":[103],"low-order":[105],"polynomial":[106],"time.":[107],"Using":[108],"method,":[110],"previous":[111,171],"wiresizing":[112],"techniques":[113],"various":[118],"objectives,":[119],"as":[121,151],"minimizing":[122,126],"maximum":[124],"delay,":[125],"total":[128,191],"area":[129,193],"or":[130],"power,":[131],"reducing":[133],"skew":[134,208,227,236],"variability":[135],"under":[136,212],"process":[137],"variations,":[138],"applied":[141],"topologies.":[144],"For":[145,215],"certain":[146],"types":[147],"tree+link":[153,217],"network,":[154,218],"our":[155,201],"gives":[157],"optimal":[159],"solution,":[160],"provided":[161],"is":[166,203,209],"optimal.":[167],"Compared":[168,195],"with":[169,187,196],"best":[172],"wire-sizing":[173],"circuits":[177],"achieve":[180,221],"2%":[181],"17%":[183],"reduction":[186,224],"14%":[188],"30%":[190],"reduction.":[194,238],"unsized":[197],"minimum":[198],"width":[199],"25%":[204],"less":[205],"34%":[210],"less,":[211],"SPICE":[213],"simulation.":[214],"significant":[222],"zero":[226],"nominal":[229],"case,":[230],"while":[231],"get":[232],"up":[233],"66%":[235],"variation":[237]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}