{"id":"https://openalex.org/W2106241950","doi":"https://doi.org/10.1109/tcad.1987.1270331","title":"Metal--Metal Matrix (M /sup 3/) for High-Speed MOS VLSI Layout","display_name":"Metal--Metal Matrix (M /sup 3/) for High-Speed MOS VLSI Layout","publication_year":1987,"publication_date":"1987-09-01","ids":{"openalex":"https://openalex.org/W2106241950","doi":"https://doi.org/10.1109/tcad.1987.1270331","mag":"2106241950"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270331","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111907512","display_name":"Sung Mo Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sung Mo Kang","raw_affiliation_strings":["Coordinated Science Laboratory and the Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory and the Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111907512"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":1.0465,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.77961199,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"5","first_page":"886","last_page":"891"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8543494939804077},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7595193386077881},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6500425934791565},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6496491432189941},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5817410349845886},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5413143634796143},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4749301075935364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46992337703704834},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.4469161629676819},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44587045907974243},{"id":"https://openalex.org/keywords/metal-gate","display_name":"Metal gate","score":0.44011321663856506},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4165884852409363},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3699154853820801},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.34539544582366943},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2247929573059082},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.06525182723999023},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06281867623329163}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8543494939804077},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7595193386077881},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6500425934791565},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6496491432189941},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5817410349845886},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5413143634796143},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4749301075935364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46992337703704834},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.4469161629676819},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44587045907974243},{"id":"https://openalex.org/C51140833","wikidata":"https://www.wikidata.org/wiki/Q6822740","display_name":"Metal gate","level":5,"score":0.44011321663856506},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4165884852409363},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3699154853820801},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.34539544582366943},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2247929573059082},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.06525182723999023},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06281867623329163},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270331","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1996164245","https://openalex.org/W2001288892","https://openalex.org/W2005297070","https://openalex.org/W2009634812","https://openalex.org/W2012970601","https://openalex.org/W2064298069","https://openalex.org/W2081922338","https://openalex.org/W2107897690","https://openalex.org/W2108444293","https://openalex.org/W2127469065","https://openalex.org/W2150090234","https://openalex.org/W2607314920","https://openalex.org/W6652891846","https://openalex.org/W6736694106"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W3016208414","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457","https://openalex.org/W2098218272"],"abstract_inverted_index":{"This":[0,110],"paper":[1],"proposes":[2],"a":[3],"new":[4,111],"layout":[5,29,66,87],"method":[6,30],"for":[7,78],"high-speed":[8,98],"VLSI":[9,118],"circuits":[10,101],"in":[11,102],"single-poly":[12,79],"and":[13,74,80,84,107,122],"double-metal":[14],"MOS":[15,47],"technology.":[16],"With":[17],"emphasis":[18],"on":[19],"the":[20,53],"speed":[21,108],"performance,":[22],"our":[23],"Metal-Metal":[24],"Matrix":[25],"(M":[26],"/sup":[27,64,92],"3/)":[28],"employs":[31],"maximal":[32],"use":[33],"of":[34,56,104],"metal":[35],"interconnections":[36],"while":[37],"restricting":[38],"delay-consuming":[39],"polysilicon":[40],"or":[41,50],"polycide":[42],"features":[43],"only":[44],"to":[45,51,70,97],"form":[46],"transistor":[48,57],"gates":[49,58],"connect":[52],"same":[54],"type":[55],"with":[59,117],"common":[60],"input":[61],"signals.":[62],"M":[63,91],"3/":[65,93],"is":[67,94],"also":[68],"amenable":[69],"submicron":[71],"technology":[72],"trends":[73],"existing":[75],"CAD":[76],"tools":[77],"single-metal":[81],"chip":[82,119],"assembly":[83],"routing.":[85],"Our":[86],"studies":[88],"indicate":[89],"that":[90],"particularly":[95],"appealing":[96],"dynamic":[99],"CMOS":[100],"view":[103],"packing":[105],"density":[106],"performance.":[109],"structure":[112],"has":[113],"not":[114],"been":[115],"experimented":[116],"fabrication":[120],"yet":[121],"awaits":[123],"empirical":[124],"verification.":[125]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}