{"id":"https://openalex.org/W2089209814","doi":"https://doi.org/10.1109/tcad.1987.1270328","title":"Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations","display_name":"Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations","publication_year":1987,"publication_date":"1987-09-01","ids":{"openalex":"https://openalex.org/W2089209814","doi":"https://doi.org/10.1109/tcad.1987.1270328","mag":"2089209814"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270328","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109055745","display_name":"William A. Rogers","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]},{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"W.A. Rogers","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois, USA","Department of Electrical and Computer Engineering, University of Texas, Austin, USA"],"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022171322","display_name":"John F. Guzolek","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.F. Guzolek","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois, USA"],"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Abraham","raw_affiliation_strings":["Coordinated Science Laboratory and The Department of Electrical and Computer Engineering, University of Illinois, USA"],"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory and The Department of Electrical and Computer Engineering, University of Illinois, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109055745"],"corresponding_institution_ids":["https://openalex.org/I157725225","https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":2.6466,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.91340782,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"5","first_page":"848","last_page":"862"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8632490038871765},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7252012491226196},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.611678957939148},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5492650270462036},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5200971364974976},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.47411754727363586},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4457283914089203},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2231023609638214},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.14167803525924683},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11497893929481506}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8632490038871765},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7252012491226196},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.611678957939148},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5492650270462036},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5200971364974976},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.47411754727363586},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4457283914089203},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2231023609638214},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.14167803525924683},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11497893929481506},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270328","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W2751752","https://openalex.org/W67803044","https://openalex.org/W127846728","https://openalex.org/W1913241451","https://openalex.org/W1969474413","https://openalex.org/W1990752168","https://openalex.org/W2002058428","https://openalex.org/W2002889890","https://openalex.org/W2013286010","https://openalex.org/W2016364915","https://openalex.org/W2043111827","https://openalex.org/W2050993911","https://openalex.org/W2054931299","https://openalex.org/W2056250567","https://openalex.org/W2081990463","https://openalex.org/W2095867910","https://openalex.org/W2111334369","https://openalex.org/W2140824755","https://openalex.org/W2156229250","https://openalex.org/W2403798461","https://openalex.org/W2591331804","https://openalex.org/W4235077482","https://openalex.org/W4236231374","https://openalex.org/W4247331802","https://openalex.org/W6602751625","https://openalex.org/W6605209286","https://openalex.org/W6733962008"],"related_works":["https://openalex.org/W2166897423","https://openalex.org/W2160179184","https://openalex.org/W3216610475","https://openalex.org/W2620568181","https://openalex.org/W2352104657","https://openalex.org/W2066922864","https://openalex.org/W1794505928","https://openalex.org/W2372794599","https://openalex.org/W2616391987","https://openalex.org/W2618712000"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,40,116],"technique":[4,76,86],"of":[5,89,104],"concurrent":[6],"hierarchical":[7,15],"fault":[8,20,54,74],"simulation,":[9],"a":[10,31,82,102,108],"performance":[11,32,64,79,112],"model,":[12],"and":[13,34,43,47,56],"two":[14],"optimization":[16],"techniques":[17,99],"to":[18,61,65,93],"enhance":[19],"simulator":[21,63],"performance.":[22],"The":[23,111],"mechanisms":[24],"for":[25],"these":[26,98],"enhancements":[27],"are":[28,35,59,91],"demonstrated":[29],"with":[30,120],"model":[33,113],"validated":[36],"experimentally":[37],"via":[38,81],"CHIEFS,":[39],"Concurrent":[41],"Hierarchical":[42],"Extensible":[44],"Fault":[45],"Simulator,":[46],"WRAP,":[48],"an":[49],"offline":[50],"hierarchy":[51,84],"compressor.":[52],"Hieararchy-based":[53],"partitioning":[55],"circuit":[57,121],"reconfiguration":[58],"shown":[60],"improve":[62],"O(n":[66],"log":[67],"n)":[68],"under":[69],"appropriate":[70],"conditions.":[71],"A":[72],"decoupled":[73],"modeling":[75],"permits":[77],"further":[78],"improvements":[80],"bottom-up":[83],"compression":[85],"where":[87],"macros":[88],"primitives":[90],"converted":[92],"single":[94],"primitives.":[95],"When":[96],"combined,":[97],"have":[100],"produced":[101],"factor":[103],"180":[105],"speedup":[106,117],"on":[107],"mantissa":[109],"multiplier.":[110],"indicates":[114],"that":[115],"should":[118],"increase":[119],"size.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}