{"id":"https://openalex.org/W2164321280","doi":"https://doi.org/10.1109/tcad.1987.1270319","title":"Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits","display_name":"Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits","publication_year":1987,"publication_date":"1987-09-01","ids":{"openalex":"https://openalex.org/W2164321280","doi":"https://doi.org/10.1109/tcad.1987.1270319","mag":"2164321280"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270319","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"G. De Micheli","raw_affiliation_strings":["Computer System Laboratory, Department of Electrical Engineering, Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer System Laboratory, Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5072927296"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":3.6627,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.93050752,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"6","issue":"5","first_page":"751","last_page":"765"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.7758821845054626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7080878019332886},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6700772047042847},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5593396425247192},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4927065670490265},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48832985758781433},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48099765181541443},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.4773576259613037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4458004832267761},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4321909546852112},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4197952151298523},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.352603554725647},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34060877561569214},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29471150040626526},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2654111385345459},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16810128092765808},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1220712661743164}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.7758821845054626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7080878019332886},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6700772047042847},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5593396425247192},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4927065670490265},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48832985758781433},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48099765181541443},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.4773576259613037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4458004832267761},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4321909546852112},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4197952151298523},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.352603554725647},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34060877561569214},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29471150040626526},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2654111385345459},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16810128092765808},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1220712661743164}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270319","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6299999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W629283724","https://openalex.org/W1996535604","https://openalex.org/W2024060531","https://openalex.org/W2030852227","https://openalex.org/W2065371192","https://openalex.org/W2070072634","https://openalex.org/W2105761964","https://openalex.org/W2115047803","https://openalex.org/W2124078793","https://openalex.org/W2150090234","https://openalex.org/W2300308188","https://openalex.org/W2988925554","https://openalex.org/W4240176808","https://openalex.org/W4250956016","https://openalex.org/W6770440159"],"related_works":["https://openalex.org/W2106178922","https://openalex.org/W2146706946","https://openalex.org/W4248668797","https://openalex.org/W2102947497","https://openalex.org/W2111485030","https://openalex.org/W2125651818","https://openalex.org/W2993752723","https://openalex.org/W2534190481","https://openalex.org/W1543780920","https://openalex.org/W2488971671"],"abstract_inverted_index":{"The":[0,230,256],"quality":[1],"of":[2,5,14,29,33,39,71,75,81,104,133,139,142,156,184,186,200,214,218,258],"the":[3,27,30,37,64,69,72,100,120,125,134,157,162,178,187,192,205,211,221,239,242],"design":[4,223,266],"large-scale":[6],"integrated":[7],"circuits":[8,35],"is":[9,97,116,248],"determined":[10],"by":[11,137],"such":[12],"figures":[13,74],"merit":[15],"as":[16],"silicon":[17],"area,":[18],"power":[19],"consumption,":[20],"and":[21,92,181,238],"switching-time":[22],"performance.":[23],"We":[24,43,57,77,128,151,165],"address":[25],"here":[26],"problem":[28],"automatic":[31],"synthesis":[32,251],"digital":[34,82],"with":[36,84,235],"goal":[38],"achieving":[40],"high-performance":[41],"designs.":[42],"assume":[44,129],"we":[45,195,208,225],"are":[46,232,267],"given":[47,86],"an":[48,140,249],"intermediate":[49],"circuit":[50,65,113],"representation":[51],"that":[52],"optimizes":[53],"area":[54],"and/or":[55],"power.":[56],"use":[58],"timing":[59,171],"optimization":[60,115,261],"techniques":[61],"to":[62,99,118,170,241,262],"improve":[63],"performance,":[66],"possibly":[67],"at":[68,177,191],"expense":[70],"other":[73],"merit.":[76],"consider":[78,152],"general":[79],"classes":[80],"circuits,":[83],"a":[85,130,167,263],"partition":[87],"into":[88],"registers,":[89],"combinational":[90,126,135,202],"blocks,":[91],"I/O":[93],"ports.":[94],"Circuit":[95],"performance":[96,114,172],"related":[98],"worst-case":[101],"propagation":[102],"delay":[103,123],"signals":[105],"between":[106],"two":[107],"register":[108],"boundaries.":[109],"In":[110,189],"this":[111],"context,":[112],"equivalent":[117],"minimizing":[119],"critical":[121],"path":[122],"through":[124],"circuits.":[127],"multiple-level":[131,201],"implementation":[132,155,237],"logic,":[136,179],"means":[138],"interconnection":[141],"logic":[143,149,158,193],"gates":[144,215],"implementing":[145],"arbitrary":[146],"multiple-input,":[147],"single-output":[148],"functions.":[150],"dynamic":[153],"CMOS":[154],"gates,":[159],"operating":[160],"in":[161,254],"domino":[163],"mode.":[164],"present":[166],"global":[168],"approach":[169],"optimization,":[173],"which":[174,247],"involves":[175],"operations":[176],"topological,":[180],"physical":[182,222],"level":[183],"abstraction":[185],"circuit.":[188],"particular,":[190],"level,":[194,207,224],"look":[196],"for":[197,210],"optimal":[198,212],"structures":[199],"networks.":[203],"At":[204,220],"topological":[206],"search":[209],"positions":[213],"or":[216],"groups":[217],"gates.":[219],"optimize":[226],"MOS":[227],"device":[228],"sizes.":[229],"algorithms":[231],"described,":[233],"together":[234],"their":[236],"interface":[240],"Yorktown":[243],"Silicon":[244],"Compiler":[245],"system,":[246],"automated":[250],"system":[252],"described":[253],"[7].":[255],"results":[257],"applying":[259],"timing-performance":[260],"32-bit":[264],"microprocessor":[265],"reported.":[268]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}