{"id":"https://openalex.org/W1993937043","doi":"https://doi.org/10.1109/tcad.1987.1270318","title":"Multiple-Valued Minimization for PLA Optimization","display_name":"Multiple-Valued Minimization for PLA Optimization","publication_year":1987,"publication_date":"1987-09-01","ids":{"openalex":"https://openalex.org/W1993937043","doi":"https://doi.org/10.1109/tcad.1987.1270318","mag":"1993937043"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270318","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039247554","display_name":"Richard Rudell","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R.L. Rudell","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA","Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sangiovanni-Vincentelli","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA","[Department of Electrical Engineering & Computer Science, University of California, Berkeley, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Department of Electrical Engineering & Computer Science, University of California, Berkeley, CA, USA]","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5039247554"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":5.873,"has_fulltext":false,"cited_by_count":428,"citation_normalized_percentile":{"value":0.9651545,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"6","issue":"5","first_page":"727","last_page":"750"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10374","display_name":"Advanced Graph Theory Research","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.8639752864837646},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.6364704966545105},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5151123404502869},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4905187487602234},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.42409729957580566},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42224985361099243},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38268494606018066},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3256748914718628}],"concepts":[{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.8639752864837646},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.6364704966545105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5151123404502869},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4905187487602234},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.42409729957580566},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42224985361099243},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38268494606018066},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3256748914718628}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270318","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W115550575","https://openalex.org/W1528278469","https://openalex.org/W1973157409","https://openalex.org/W1973555432","https://openalex.org/W1975507646","https://openalex.org/W1989609306","https://openalex.org/W1996501408","https://openalex.org/W1997941343","https://openalex.org/W2001885513","https://openalex.org/W2012270896","https://openalex.org/W2018094844","https://openalex.org/W2060642368","https://openalex.org/W2065966163","https://openalex.org/W2105761964","https://openalex.org/W2114875708","https://openalex.org/W2124078793","https://openalex.org/W2125083658","https://openalex.org/W2329329248","https://openalex.org/W4231510479","https://openalex.org/W6678327360"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2059422871"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"both":[3],"a":[4,72,105],"heuristic":[5,87],"algorithm,":[6,11],"Espresso-MV,":[7],"and":[8,52],"an":[9,27],"exact":[10],"Espresso-EXACT,":[12],"for":[13,71,97,119],"minimization":[14,46,66,116],"of":[15,23,33,42,47,75,99],"multiple-valued":[16,65,115],"input,":[17],"binary-valued":[18],"output":[19],"logic":[20,35],"functions.":[21],"Minimization":[22],"these":[24],"functions":[25],"is":[26],"important":[28,114],"step":[29],"in":[30,108],"the":[31,40,55,64,86,100],"optimization":[32],"programmable":[34],"arrays":[36],"(PLA's).":[37],"In":[38],"particular,":[39],"problems":[41],"two-level":[43],"multiple-output":[44],"minimization,":[45],"PLA's":[48,76],"with":[49],"input":[50,56],"decoders":[51],"solutions":[53,62,96],"to":[54,63,93],"encoding":[57],"problem":[58],"rely":[59],"on":[60],"efficient":[61],"problem.":[67],"Results":[68],"are":[69],"presented":[70],"large":[73],"class":[74],"taken":[77],"from":[78,104],"actual":[79],"chip":[80,106],"designs.":[81],"These":[82],"results":[83,103],"show":[84,112],"that":[85],"algorithm":[88],"Espresso-MV":[89],"comes":[90],"very":[91],"close":[92],"producing":[94],"optimum":[95],"most":[98],"examples.":[101],"Also,":[102],"design":[107],"progress":[109],"at":[110],"Berkeley":[111],"how":[113],"can":[117],"be":[118],"PLA":[120],"optimization.":[121]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}