{"id":"https://openalex.org/W2005319125","doi":"https://doi.org/10.1109/tcad.1987.1270315","title":"On Delay Fault Testing in Logic Circuits","display_name":"On Delay Fault Testing in Logic Circuits","publication_year":1987,"publication_date":"1987-09-01","ids":{"openalex":"https://openalex.org/W2005319125","doi":"https://doi.org/10.1109/tcad.1987.1270315","mag":"2005319125"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270315","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113562907","display_name":"Chin Jen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chin Jen Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Iowa, Iowa, IA, USA","Department of Electrical and Computer Engineering, University of Iowa Iowa City, IA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Iowa, Iowa, IA, USA","institution_ids":["https://openalex.org/I126307644"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Iowa Iowa City, IA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.M. Reddy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Iowa, Iowa, IA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Iowa, Iowa, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5113562907"],"corresponding_institution_ids":["https://openalex.org/I126307644"],"apc_list":null,"apc_paid":null,"fwci":5.9847,"has_fulltext":false,"cited_by_count":562,"citation_normalized_percentile":{"value":0.96457042,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"6","issue":"5","first_page":"694","last_page":"703"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6517553925514221},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6418797969818115},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5702562928199768},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5681904554367065},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.541219174861908},{"id":"https://openalex.org/keywords/random-testing","display_name":"Random testing","score":0.5162677764892578},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4683370590209961},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4522817134857178},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44470229744911194},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4345020651817322},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4276602566242218},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.4122759699821472},{"id":"https://openalex.org/keywords/interval","display_name":"Interval (graph theory)","score":0.4103223979473114},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3686886727809906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.329816997051239},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.32309556007385254},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24881410598754883},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.23568394780158997},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1971789300441742},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10151320695877075},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.09950390458106995}],"concepts":[{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6517553925514221},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6418797969818115},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5702562928199768},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5681904554367065},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.541219174861908},{"id":"https://openalex.org/C106159264","wikidata":"https://www.wikidata.org/wiki/Q17146789","display_name":"Random testing","level":4,"score":0.5162677764892578},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4683370590209961},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4522817134857178},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44470229744911194},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4345020651817322},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4276602566242218},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.4122759699821472},{"id":"https://openalex.org/C2778067643","wikidata":"https://www.wikidata.org/wiki/Q166507","display_name":"Interval (graph theory)","level":2,"score":0.4103223979473114},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3686886727809906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.329816997051239},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.32309556007385254},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24881410598754883},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.23568394780158997},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1971789300441742},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10151320695877075},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.09950390458106995},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270315","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W32236602","https://openalex.org/W63318650","https://openalex.org/W201784669","https://openalex.org/W1913241451","https://openalex.org/W2005319125","https://openalex.org/W2012087965","https://openalex.org/W2041753256","https://openalex.org/W2086978559","https://openalex.org/W2111994103","https://openalex.org/W2115047803","https://openalex.org/W2118002293","https://openalex.org/W2149107969","https://openalex.org/W2158102622","https://openalex.org/W2740369419","https://openalex.org/W6600530048","https://openalex.org/W6608307280","https://openalex.org/W6651787432","https://openalex.org/W6653729481","https://openalex.org/W6742068993"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2792778858","https://openalex.org/W2157230896","https://openalex.org/W2034656493","https://openalex.org/W2362904186","https://openalex.org/W2114232017","https://openalex.org/W2103922093","https://openalex.org/W2157154381","https://openalex.org/W1974761439"],"abstract_inverted_index":{"Correct":[0],"operation":[1],"of":[2,9,60,116],"a":[3,50,93,99,110,114],"logic":[4,52],"circuit":[5,14],"requires":[6],"propagation":[7],"delays":[8,40],"all":[10],"paths":[11],"in":[12,41,97],"the":[13,19,29,45,57,89],"to":[15,36,54,71,75,87,108],"be":[16,34,85],"smaller":[17],"than":[18],"intended":[20],"\"clock":[21],"interval.\"":[22],"Random":[23],"or":[24],"deterministic":[25,73,120],"tests,":[26],"conducted":[27],"at":[28],"normal":[30],"clocking":[31],"rate,":[32],"can":[33,84],"used":[35,86],"insure":[37],"that":[38],"path":[39,61,77,100],"manufactured":[42],"circuits":[43],"meet":[44],"specifications.":[46],"Algorithms,":[47],"based":[48],"on":[49],"five-valued":[51],"system,":[53],"accurately":[55],"calculate":[56],"detection":[58],"probability":[59],"delay":[62,66,78,117],"faults":[63,79,118],"by":[64],"random":[65,103],"tests":[67,74,104,121],"as":[68,70],"well":[69],"derive":[72],"detect":[76],"are":[80,105,122],"proposed.":[81],"The":[82],"results":[83],"determine":[88],"test":[90,111],"length":[91],"for":[92,113],"desired":[94],"confidence":[95],"level":[96],"testing":[98],"fault":[101],"when":[102,119],"used,":[106],"and":[107],"generate":[109],"set":[112],"list":[115],"used.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}