{"id":"https://openalex.org/W1980620815","doi":"https://doi.org/10.1109/tcad.1987.1270312","title":"A Distributed Approach to Timing Verification of Synchronous and Asynchronous Digital Designs","display_name":"A Distributed Approach to Timing Verification of Synchronous and Asynchronous Digital Designs","publication_year":1987,"publication_date":"1987-07-01","ids":{"openalex":"https://openalex.org/W1980620815","doi":"https://doi.org/10.1109/tcad.1987.1270312","mag":"1980620815"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270312","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079985569","display_name":"Sumit Ghosh","orcid":"https://orcid.org/0000-0002-1891-675X"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Ghosh","raw_affiliation_strings":["Bell Laboratories, Holmdel, NJ, USA","Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Bell Laboratories, Holmdel, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5079985569"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08804201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"4","first_page":"666","last_page":"677"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9150857925415039},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8194493055343628},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.628386914730072},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6144515872001648},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4651079773902893},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4488376975059509},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4267526865005493},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.41638362407684326},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3926028907299042},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3308255672454834},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31282269954681396},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14177757501602173},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08566120266914368}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9150857925415039},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8194493055343628},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.628386914730072},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6144515872001648},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4651079773902893},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4488376975059509},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4267526865005493},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.41638362407684326},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3926028907299042},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3308255672454834},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31282269954681396},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14177757501602173},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08566120266914368},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270312","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1789601266","https://openalex.org/W1979430825","https://openalex.org/W2022553451","https://openalex.org/W2056292591","https://openalex.org/W2069777609","https://openalex.org/W2137048602","https://openalex.org/W2138086100","https://openalex.org/W2144922219","https://openalex.org/W3009317406","https://openalex.org/W4235374322","https://openalex.org/W4237857032","https://openalex.org/W4245546537","https://openalex.org/W4253397165","https://openalex.org/W4285719527","https://openalex.org/W6638256927","https://openalex.org/W6681438121"],"related_works":["https://openalex.org/W364924225","https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W2384756109","https://openalex.org/W4312516786","https://openalex.org/W2617270062","https://openalex.org/W2142104465","https://openalex.org/W2108168368","https://openalex.org/W142020038","https://openalex.org/W2237508561"],"abstract_inverted_index":{"A":[0],"new":[1],"approach":[2,16,101],"to":[3,75,93],"the":[4,54,85,94,109],"timing":[5,40,55,76,118],"verification":[6,77,95],"of":[7,19,53,96,117,120],"digital":[8,24,124],"designs":[9,25,98],"is":[10,17,36],"introduced":[11],"in":[12,33,59,63,108,134],"this":[13,64,135],"paper.":[14,136],"The":[15,100],"capable":[18],"verifying":[20],"synchronous":[21,97,123],"and":[22,51,84,122],"asynchronous":[23,28,121],"including":[26,126],"self-timed":[27],"circuits":[29],"[10].":[30],"Every":[31],"component":[32],"a":[34,39,127],"circuit":[35],"represented":[37],"by":[38,88],"description":[41,61],"that":[42],"may":[43,67],"concurrently":[44],"execute":[45],"with":[46,70],"other":[47],"descriptions.":[48],"Communication":[49],"between":[50],"scheduling":[52],"descriptions":[56],"are":[57,91,131],"distributed":[58],"every":[60],"and,":[62],"approach,":[65],"parallelism":[66],"be":[68],"utilized":[69],"relative":[71],"ease.":[72],"Conventional":[73],"approaches":[74],"such":[78],"as":[79],"SCALD":[80],"[7],":[81],"TV":[82],"[5],":[83],"one":[86],"reported":[87],"Hitchcock":[89],"[4]":[90],"limited":[92],"only.":[99],"has":[102],"been":[103],"verified":[104],"through":[105],"an":[106],"implementation":[107],"RDV":[110],"system":[111],"[3]":[112],"at":[113],"Stanford":[114],"University.":[115],"Descriptions":[116],"models":[119],"devices":[125],"simplified":[128],"AMD2903":[129],"architecture":[130],"also":[132],"presented":[133]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}