{"id":"https://openalex.org/W1965817917","doi":"https://doi.org/10.1109/tcad.1987.1270311","title":"Timing Analysis and Performance Improvement of MOS VLSI Designs","display_name":"Timing Analysis and Performance Improvement of MOS VLSI Designs","publication_year":1987,"publication_date":"1987-07-01","ids":{"openalex":"https://openalex.org/W1965817917","doi":"https://doi.org/10.1109/tcad.1987.1270311","mag":"1965817917"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270311","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050207942","display_name":"Norman P. Jouppi","orcid":"https://orcid.org/0000-0003-1765-1929"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"N.P. Jouppi","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","Western Research Laboratory, Digital Equipment Corporation, Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Western Research Laboratory, Digital Equipment Corporation, Palo Alto, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5050207942"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":5.3223,"has_fulltext":false,"cited_by_count":133,"citation_normalized_percentile":{"value":0.95257222,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"6","issue":"4","first_page":"650","last_page":"665"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.8113981485366821},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.790618896484375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6969234347343445},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5408625602722168},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5216529965400696},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4834336042404175},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.276192307472229},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13682878017425537},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10922393202781677},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06550493836402893}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.8113981485366821},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.790618896484375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6969234347343445},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5408625602722168},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5216529965400696},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4834336042404175},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.276192307472229},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13682878017425537},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10922393202781677},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06550493836402893},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270311","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1509095758","https://openalex.org/W1511767486","https://openalex.org/W1559850974","https://openalex.org/W1982108374","https://openalex.org/W1993021506","https://openalex.org/W1996048930","https://openalex.org/W2007846202","https://openalex.org/W2010145936","https://openalex.org/W2055388012","https://openalex.org/W2059454390","https://openalex.org/W2096908507","https://openalex.org/W2115047803","https://openalex.org/W2115881964","https://openalex.org/W2137326236","https://openalex.org/W2138086100","https://openalex.org/W2144054006","https://openalex.org/W2144922219","https://openalex.org/W2150090234","https://openalex.org/W2153684483","https://openalex.org/W2170454255","https://openalex.org/W3009317406","https://openalex.org/W3203964238","https://openalex.org/W4232782792","https://openalex.org/W4234561472","https://openalex.org/W4235592776","https://openalex.org/W4235623295","https://openalex.org/W4237864693","https://openalex.org/W4237921477","https://openalex.org/W4250005417","https://openalex.org/W4253397165","https://openalex.org/W4254603905","https://openalex.org/W6681438121"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W2163915119","https://openalex.org/W1572837867","https://openalex.org/W2141748053","https://openalex.org/W4242565052","https://openalex.org/W1991670063","https://openalex.org/W2738570177","https://openalex.org/W4210379803","https://openalex.org/W2134486854"],"abstract_inverted_index":{"TV":[0,42],"is":[1,67,95],"a":[2,53],"MOS":[3],"VLSI":[4],"switch-level":[5],"timing":[6,34,65,99,104],"verifier.":[7],"It":[8,77],"has":[9,24],"built-in":[10],"direction-finding":[11],"through":[12],"pass":[13],"transistors":[14,83,121],"to":[15,29],"minimize":[16],"the":[17,31,59,64,110],"number":[18,60],"of":[19,26,33,61,63,88,112,125],"false":[20],"paths":[21,48],"found,":[22],"and":[23,133],"knowledge":[25],"clocking":[27],"disciplines":[28],"increase":[30],"usefulness":[32],"analysis":[35],"for":[36],"chips":[37],"with":[38,81,118],"several":[39,45],"clock":[40],"phases.":[41],"can":[43,78,108,131],"find":[44],"distinct":[46],"critical":[47],"at":[49],"once":[50],"by":[51],"using":[52,122],"modified":[54],"breadth-first":[55],"search,":[56],"so":[57],"that":[58,101],"runs":[62],"verifier":[66],"reduced":[68],"over":[69],"systems":[70],"providing":[71],"single":[72],"or":[73],"multiple":[74],"equivalent":[75],"paths.":[76],"analyze":[79],"circuits":[80,117],"40.000":[82],"in":[84,116],"under":[85],"30":[86],"min":[87],"VAX":[89],"11/780":[90],"CPU":[91,126],"time.":[92,127],"The":[93,106,128],"IA":[94,107,129],"TV's":[96],"novel":[97],"interactive":[98],"advisor":[100],"provides":[102],"incremental":[103],"analysis.":[105],"compute":[109],"effects":[111],"small":[113],"design":[114,137],"changes":[115],"100":[119],"000":[120],"only":[123],"seconds":[124],"Autopilot":[130],"propose":[132],"evaluate":[134],"its":[135],"own":[136],"changes.":[138]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}