{"id":"https://openalex.org/W2010065567","doi":"https://doi.org/10.1109/tcad.1987.1270310","title":"Boolean Analysis of MOS Circuits","display_name":"Boolean Analysis of MOS Circuits","publication_year":1987,"publication_date":"1987-07-01","ids":{"openalex":"https://openalex.org/W2010065567","doi":"https://doi.org/10.1109/tcad.1987.1270310","mag":"2010065567"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270310","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/Boolean_Analysis_of_MOS_Circuits/6603926","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054408811","display_name":"Randal E. Bryant","orcid":"https://orcid.org/0000-0001-5024-6613"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R.E. Bryant","raw_affiliation_strings":["Computer Science Department, Carnegie Mellon University, Pittsburgh, PA, USA","[Computer Science Dept., Carnegie Mellon University, Pittsburgh, PA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"[Computer Science Dept., Carnegie Mellon University, Pittsburgh, PA, USA]","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5054408811"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":6.9085,"has_fulltext":true,"cited_by_count":209,"citation_normalized_percentile":{"value":0.97343958,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"6","issue":"4","first_page":"634","last_page":"649"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6042988300323486},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5288808345794678},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5255535840988159},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5225962400436401},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.5013573169708252},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4863629937171936},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.45517992973327637},{"id":"https://openalex.org/keywords/boolean-algebra","display_name":"Boolean algebra","score":0.42791983485221863},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.40795081853866577},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.40613308548927307},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3713815212249756},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33592289686203003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33151888847351074},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22475457191467285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1612640619277954}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6042988300323486},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5288808345794678},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5255535840988159},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5225962400436401},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.5013573169708252},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4863629937171936},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.45517992973327637},{"id":"https://openalex.org/C39685927","wikidata":"https://www.wikidata.org/wiki/Q173183","display_name":"Boolean algebra","level":2,"score":0.42791983485221863},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.40795081853866577},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.40613308548927307},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3713815212249756},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33592289686203003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33151888847351074},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22475457191467285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1612640619277954},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":8,"locations":[{"id":"doi:10.1109/tcad.1987.1270310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270310","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:figshare.com:article/6603926","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Boolean_Analysis_of_MOS_Circuits/6603926","pdf_url":"https://figshare.com/articles/Boolean_Analysis_of_MOS_Circuits/6603926","source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:repository.cmu.edu:compsci-1195","is_oa":false,"landing_page_url":"http://repository.cmu.edu/cgi/viewcontent.cgi?article=1195&context=compsci","pdf_url":null,"source":{"id":"https://openalex.org/S4306400668","display_name":"Research Showcase @ Carnegie Mellon University (Carnegie Mellon University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74973139","host_organization_name":"Carnegie Mellon University","host_organization_lineage":["https://openalex.org/I74973139"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Computer Science Department","raw_type":"text"},{"id":"pmh:oai:repository.cmu.edu:isr-1297","is_oa":false,"landing_page_url":"http://repository.cmu.edu/isr/295","pdf_url":null,"source":{"id":"https://openalex.org/S4306400668","display_name":"Research Showcase @ Carnegie Mellon University (Carnegie Mellon University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74973139","host_organization_name":"Carnegie Mellon University","host_organization_lineage":["https://openalex.org/I74973139"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Institute for Software Research","raw_type":"text"},{"id":"pmh:doi:10.1184/r1/6621296","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal contribution"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.127.2044","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.127.2044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.cmu.edu/~ee760/760docs/tcad87b.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.3.4153","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.3.4153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.cmu.edu/~bryant/pubdir/tcad87b.ps","raw_type":"text"},{"id":"doi:10.1184/r1/6603926.v1","is_oa":true,"landing_page_url":"https://doi.org/10.1184/r1/6603926.v1","pdf_url":null,"source":{"id":"https://openalex.org/S7407050927","display_name":"KiltHub Repository","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/6603926","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Boolean_Analysis_of_MOS_Circuits/6603926","pdf_url":"https://figshare.com/articles/Boolean_Analysis_of_MOS_Circuits/6603926","source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2010065567.pdf"},"referenced_works_count":33,"referenced_works":["https://openalex.org/W3849209","https://openalex.org/W322010060","https://openalex.org/W648037451","https://openalex.org/W1520859699","https://openalex.org/W1588380009","https://openalex.org/W1677925042","https://openalex.org/W1802562210","https://openalex.org/W1967575124","https://openalex.org/W1974484319","https://openalex.org/W2012694313","https://openalex.org/W2018493001","https://openalex.org/W2033176194","https://openalex.org/W2050831047","https://openalex.org/W2059454390","https://openalex.org/W2076000316","https://openalex.org/W2089448146","https://openalex.org/W2102818396","https://openalex.org/W2106392679","https://openalex.org/W2136491096","https://openalex.org/W2136724057","https://openalex.org/W3139205562","https://openalex.org/W4236247822","https://openalex.org/W4236261315","https://openalex.org/W4240239299","https://openalex.org/W4245881873","https://openalex.org/W4249568707","https://openalex.org/W4251013638","https://openalex.org/W4252142323","https://openalex.org/W4254970561","https://openalex.org/W6600146118","https://openalex.org/W6635001764","https://openalex.org/W6638158428","https://openalex.org/W6792556425"],"related_works":["https://openalex.org/W2163030354","https://openalex.org/W2059955066","https://openalex.org/W2385305235","https://openalex.org/W2361406953","https://openalex.org/W4254159029","https://openalex.org/W2151151766","https://openalex.org/W2038888473","https://openalex.org/W3017036299","https://openalex.org/W3137885226","https://openalex.org/W2165747555"],"abstract_inverted_index":{"The":[0,22,133],"switch-level":[1,73],"model":[2],"represents":[3],"a":[4,11,26,32,44,105,110,120,144],"digital":[5],"metal-oxide":[6],"semiconductor":[7],"(MOS)":[8],"circuit":[9],"as":[10,31,71,137],"network":[12,27,61,102],"of":[13,24,34,36,46,69,85,99,107,112,123,140,146],"charge":[14],"storage":[15],"nodes":[16],"connected":[17],"by":[18],"resistive":[19],"transistor":[20],"switches.":[21],"functionality":[23],"such":[25],"can":[28,103,135],"be":[29],"expressed":[30],"series":[33],"systems":[35],"Boolean":[37,47],"equations.":[38],"Solving":[39],"these":[40],"equations":[41],"symbolically":[42],"yields":[43],"set":[45,106,122],"formulas":[48,108,128],"that":[49],"describe":[50],"the":[51,59,66,72,79,83,94,97,138],"mapping":[52],"from":[53],"input":[54],"and":[55,77,88,156,163],"current":[56],"state":[57],"to":[58],"new":[60],"states.":[62],"This":[63],"analysis":[64,98,134],"supports":[65],"same":[67,80],"class":[68],"networks":[70,126],"simulator":[74],"MOSSIM":[75],"II":[76],"provides":[78],"functionality,":[81],"including":[82,150],"handling":[84],"bidirectional":[86],"effects":[87],"indeterminate":[89],"(X)":[90],"logic":[91,147,151],"values.":[92],"In":[93],"worst":[95],"case,":[96],"an":[100],"n-node":[101],"yield":[104],"containing":[109],"total":[111,131],"O(n":[113],"/sup":[114],"3/)":[115],"operations.":[116,132],"However,":[117],"all":[118],"but":[119],"limited":[121],"dense,":[124],"pass-transistor":[125],"give":[127],"with":[129],"O(n)":[130],"serve":[136],"basis":[139],"efficient":[141],"programs":[142],"for":[143],"variety":[145],"design":[148],"tasks,":[149],"simulation":[152],"(on":[153],"both":[154],"conventional":[155],"special-purpose":[157],"computers),":[158],"fault":[159],"simulation,":[160],"test":[161],"generation,":[162],"symbolic":[164],"verification.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-28T14:05:53.105641","created_date":"2025-10-10T00:00:00"}