{"id":"https://openalex.org/W2112218566","doi":"https://doi.org/10.1109/tcad.1987.1270303","title":"A Formal Approach to Design-Rule Checking","display_name":"A Formal Approach to Design-Rule Checking","publication_year":1987,"publication_date":"1987-07-01","ids":{"openalex":"https://openalex.org/W2112218566","doi":"https://doi.org/10.1109/tcad.1987.1270303","mag":"2112218566"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270303","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083913166","display_name":"H. Modarres","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"H. Modarres","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","LSI Logic Corporation, Milpitas, CA, USA","Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA; LSI Logic Corporation, Milpitas, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"LSI Logic Corporation, Milpitas, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA; LSI Logic Corporation, Milpitas, CA, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014386169","display_name":"R.J. Lomax","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.J. Lomax","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5083913166"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.23571112,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"6","issue":"4","first_page":"561","last_page":"573"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.699901819229126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6602718234062195},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.5750958919525146},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.534255862236023},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4819350242614746},{"id":"https://openalex.org/keywords/basis","display_name":"Basis (linear algebra)","score":0.4551522433757782},{"id":"https://openalex.org/keywords/rule-based-system","display_name":"Rule-based system","score":0.43215304613113403},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4196354150772095},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3981214463710785},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2532689571380615},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23267292976379395},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.21260040998458862}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.699901819229126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6602718234062195},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.5750958919525146},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.534255862236023},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4819350242614746},{"id":"https://openalex.org/C12426560","wikidata":"https://www.wikidata.org/wiki/Q189569","display_name":"Basis (linear algebra)","level":2,"score":0.4551522433757782},{"id":"https://openalex.org/C149271511","wikidata":"https://www.wikidata.org/wiki/Q1417149","display_name":"Rule-based system","level":2,"score":0.43215304613113403},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4196354150772095},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3981214463710785},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2532689571380615},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23267292976379395},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.21260040998458862},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270303","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1863167187","https://openalex.org/W1874694348","https://openalex.org/W1967575124","https://openalex.org/W1968203555","https://openalex.org/W1975470983","https://openalex.org/W1979555000","https://openalex.org/W2032895458","https://openalex.org/W2057084070","https://openalex.org/W2105505307","https://openalex.org/W2122630376","https://openalex.org/W2157211828","https://openalex.org/W2164563727","https://openalex.org/W4240128100","https://openalex.org/W4254947402"],"related_works":["https://openalex.org/W2504004674","https://openalex.org/W2963177394","https://openalex.org/W1595229445","https://openalex.org/W2498744856","https://openalex.org/W4390482104","https://openalex.org/W322408318","https://openalex.org/W149041114","https://openalex.org/W4283025278","https://openalex.org/W1965815883","https://openalex.org/W4256690066"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,10,41,67,78,137,146,159,162],"development":[4,163],"of":[5,40,43,75,80,96,148,164],"a":[6,14,44,72,104,108,142,149,165],"layout":[7,42,68,147],"model":[8,39,139,144,154],"and":[9,30,57,69],"theoretical":[11],"basis":[12,160],"for":[13,22,145,161],"relatively":[15],"technology-independent,":[16],"false-error":[17],"free,":[18],"hierarchical":[19,143,153,166],"design-rule":[20,35,81,100,167],"checker":[21],"VLSI":[23,45,150],"circuit":[24,46],"layouts":[25],"which":[26],"have":[27],"Manhattan":[28],"geometry":[29],"are":[31,62,115],"subject":[32],"to":[33,65,70,118,135,140],"some":[34,127],"simplifications.":[36],"A":[37],"flat":[38,138],"using":[47],"set":[48,60,74],"theory":[49,132],"notation":[50],"is":[51,133],"first":[52],"defined.":[53],"Two":[54],"primitive":[55,59],"operations":[56],"five":[58],"functions":[61,93],"formally":[63],"defined":[64,91],"process":[66],"form":[71],"complete":[73],"primitives":[76],"in":[77,94],"algebra":[79],"checking.":[82],"The":[83,152],"most":[84],"widely":[85],"used":[86,157],"design":[87,121],"rules":[88,122],"can":[89],"be":[90],"as":[92,158],"terms":[95],"these":[97],"primitives.":[98],"Each":[99],"function":[101],"determines":[102],"if":[103],"geometrical":[105],"shape":[106],"on":[107],"layer":[109],"conforms":[110],"with":[111],"that":[112],"rule.":[113],"Provisions":[114],"also":[116],"made":[117],"handle":[119],"inconsistent":[120],"(e.g.,":[123],"butting":[124],"contacts)":[125],"at":[126],"extra":[128],"cost.":[129],"Finally,":[130],"graph":[131],"employed":[134],"extend":[136],"define":[141],"circuit.":[151],"has":[155],"been":[156],"checker.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-01T17:29:45.350535","created_date":"2025-10-10T00:00:00"}