{"id":"https://openalex.org/W2096551574","doi":"https://doi.org/10.1109/tcad.1987.1270302","title":"Pad Assignment for Power Nets in VLSI Circuits","display_name":"Pad Assignment for Power Nets in VLSI Circuits","publication_year":1987,"publication_date":"1987-07-01","ids":{"openalex":"https://openalex.org/W2096551574","doi":"https://doi.org/10.1109/tcad.1987.1270302","mag":"2096551574"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270302","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Marek-Sadowska","raw_affiliation_strings":["Electronics Research Laboratory, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electronics Research Laboratory, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5063371595"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":1.5697,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83224326,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":"4","first_page":"550","last_page":"560"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7157226800918579},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6927408576011658},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6855853199958801},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6294783353805542},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5342050790786743},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.5141275525093079},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4980487823486328},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4152447581291199},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41309651732444763},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4106152653694153},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39816462993621826},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36878857016563416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3551414906978607},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25323575735092163},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.09340298175811768},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07150143384933472}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7157226800918579},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6927408576011658},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6855853199958801},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6294783353805542},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5342050790786743},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.5141275525093079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4980487823486328},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4152447581291199},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41309651732444763},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4106152653694153},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39816462993621826},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36878857016563416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3551414906978607},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25323575735092163},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.09340298175811768},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07150143384933472},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270302","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1973851028","https://openalex.org/W2047327642","https://openalex.org/W2168200664","https://openalex.org/W2574091758","https://openalex.org/W4233550766","https://openalex.org/W4235454281","https://openalex.org/W4236958313"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W4254559750","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457","https://openalex.org/W2098218272","https://openalex.org/W2085308054"],"abstract_inverted_index":{"This":[0],"paper":[1],"deals":[2],"with":[3],"the":[4,25,28,35,55,59,62,72,76],"problem":[5,48],"of":[6,10,27,61,75],"single":[7],"layer":[8],"routing":[9],"power":[11,56,77],"nets":[12],"in":[13],"building-block-style":[14],"layout.":[15],"It":[16],"is":[17,51,68],"assumed":[18],"that":[19,31,65],"power-supplying":[20],"terminals":[21],"are":[22],"placed":[23],"on":[24,58],"boundary":[26,60],"chip":[29,36,63],"and":[30],"each":[32],"module":[33],"within":[34],"has":[37],"to":[38,53],"be":[39],"supplied":[40],"by":[41],"two":[42],"or":[43],"three":[44],"different":[45],"sources.":[46],"The":[47],"considered":[49],"here":[50],"how":[52],"assign":[54],"pads":[57],"so":[64],"their":[66],"number":[67],"minimum":[69],"while":[70],"maintaining":[71],"planar":[73],"routability":[74],"nets.":[78]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}