{"id":"https://openalex.org/W2004469113","doi":"https://doi.org/10.1109/tcad.1987.1270300","title":"A Hierarchical Global Wiring Algorithm for Custom Chip Design","display_name":"A Hierarchical Global Wiring Algorithm for Custom Chip Design","publication_year":1987,"publication_date":"1987-07-01","ids":{"openalex":"https://openalex.org/W2004469113","doi":"https://doi.org/10.1109/tcad.1987.1270300","mag":"2004469113"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270300","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111854174","display_name":"W.K. Luk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.K. Luk","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052938528","display_name":"P. Sipala","orcid":null},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"P. Sipala","raw_affiliation_strings":["Dipartimento di Elettrotecnica, Elettronica e Informatica, Universita degli Studi di Trieste, Trieste, Italy","IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettrotecnica, Elettronica e Informatica, Universita degli Studi di Trieste, Trieste, Italy","institution_ids":["https://openalex.org/I142444530"]},{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035787595","display_name":"Markku Tamminen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Tamminen","raw_affiliation_strings":["Helsinki University of Technology, Laboratory of information Processing Science, Espoo, Finland","IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Helsinki University of Technology, Laboratory of information Processing Science, Espoo, Finland","institution_ids":[]},{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057734478","display_name":"Deng Tang","orcid":"https://orcid.org/0000-0002-8373-9200"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Tang","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000493453","display_name":"L. S. Woo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.S. Woo","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101858990","display_name":"Carmen Wong","orcid":"https://orcid.org/0000-0002-4029-052X"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.K. Wong","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":3.8427,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.92575355,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"4","first_page":"518","last_page":"533"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9315855503082275},{"id":"https://openalex.org/keywords/slicing","display_name":"Slicing","score":0.8469744324684143},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.795474648475647},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7861301898956299},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6695114970207214},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6563345789909363},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.582422137260437},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5364072918891907},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5107073783874512},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44792813062667847},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.208425372838974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1388942003250122}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9315855503082275},{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.8469744324684143},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.795474648475647},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7861301898956299},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6695114970207214},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6563345789909363},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.582422137260437},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5364072918891907},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5107073783874512},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44792813062667847},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.208425372838974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1388942003250122},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270300","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1655990431","https://openalex.org/W1967860513","https://openalex.org/W1970008974","https://openalex.org/W1979569488","https://openalex.org/W2009127983","https://openalex.org/W2020112047","https://openalex.org/W2020498688","https://openalex.org/W2048013200","https://openalex.org/W2066356146","https://openalex.org/W2110514755","https://openalex.org/W2167115353","https://openalex.org/W2168380797","https://openalex.org/W2168570149","https://openalex.org/W4240309467","https://openalex.org/W4249752314"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W215057456","https://openalex.org/W2135118255","https://openalex.org/W1984375234","https://openalex.org/W2157271968","https://openalex.org/W2158448234","https://openalex.org/W1523582517","https://openalex.org/W2055907840","https://openalex.org/W4255072499"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,8,44,52,61,72,102,159],"global":[3,19,161],"wiring":[4,20],"algorithm":[5,48,111,128],"used":[6,138],"in":[7,40,132,163,174],"top-down":[9],"physical":[10],"design":[11],"environment,":[12],"i.e.,":[13],"macros":[14,30,120,185],"are":[15,25],"laid":[16],"out":[17],"after":[18],"is":[21,39,49,58,68,91,99,112,116,137],"done,":[22],"and":[23,77,121,136,146,168,186,189],"wires":[24],"allowed":[26],"to":[27],"pass":[28],"through":[29,60],"(the":[31],"wiring-through":[32],"model).":[33],"The":[34,47,55,81,127],"floorplan":[35,98],"of":[36,43,63,74,108,119,125,165],"the":[37,41,66,97,106,109,117,123,133,152,190],"chip":[38,140],"form":[42],"slicing":[45,87,104],"structure.":[46],"based":[50],"on":[51,143],"hierarchical":[53,153],"scheme.":[54],"final":[56],"result":[57],"obtained":[59],"series":[62],"refinement":[64],"as":[65,158],"problem":[67],"recursively":[69],"decomposed":[70],"into":[71],"set":[73],"small-sized":[75],"problems":[76],"then":[78],"solved":[79],"efficiently.":[80],"worst-case":[82],"run-time":[83,107,175],"for":[84,139,180,195],"an":[85,181],"arbitrary":[86],"tree":[88],"(totally":[89],"skewed)":[90],"O(M":[92],"/sup":[93],"2/":[94],"N).":[95],"When":[96],"represented":[100],"by":[101],"balanced":[103],"tree,":[105],"overall":[110],"O(MN),":[113],"where":[114],"M":[115],"number":[118,124],"N":[122],"nets.":[126],"has":[129],"been":[130],"implemented":[131],"C":[134],"language":[135],"designs.":[141],"Experiments":[142],"both":[144],"real":[145],"randomly":[147],"generated":[148],"designs":[149],"show":[150],"that":[151],"router":[154,162],"performs":[155],"equally":[156],"well":[157],"flat":[160],"terms":[164],"wire":[166],"length":[167],"wireability":[169],"handling,":[170],"but":[171],"much":[172],"faster":[173],"(at":[176],"least":[177],"10":[178],"times":[179],"example":[182],"with":[183],"100":[184],"1000":[187],"nets,":[188],"gap":[191],"being":[192],"even":[193],"larger":[194],"bigger-size":[196],"problems).":[197]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}