{"id":"https://openalex.org/W1975046505","doi":"https://doi.org/10.1109/tcad.1987.1270277","title":"An Integrated Logic Design Environment Based on Behavioral Description","display_name":"An Integrated Logic Design Environment Based on Behavioral Description","publication_year":1987,"publication_date":"1987-05-01","ids":{"openalex":"https://openalex.org/W1975046505","doi":"https://doi.org/10.1109/tcad.1987.1270277","mag":"1975046505"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270277","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035177210","display_name":"Yukihiro Nakamura","orcid":"https://orcid.org/0000-0002-8820-7780"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Y. Nakamura","raw_affiliation_strings":["NTT Electrical Communication Laboratories, Sagamihara, Kanagawa, Japan","Electrical Communication Laboratories, NTT, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Electrical Communication Laboratories, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"Electrical Communication Laboratories, NTT, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5035177210"],"corresponding_institution_ids":["https://openalex.org/I2251713219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.08234204,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"3","first_page":"322","last_page":"336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6859835386276245},{"id":"https://openalex.org/keywords/backtracking","display_name":"Backtracking","score":0.6756424903869629},{"id":"https://openalex.org/keywords/prolog","display_name":"Prolog","score":0.6016923189163208},{"id":"https://openalex.org/keywords/unification","display_name":"Unification","score":0.5781358480453491},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.544718861579895},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5232487916946411},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4652121365070343},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.44629204273223877},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43407613039016724},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.430675745010376},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3821142017841339},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34638798236846924},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2413463592529297},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09634044766426086}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6859835386276245},{"id":"https://openalex.org/C156884757","wikidata":"https://www.wikidata.org/wiki/Q798554","display_name":"Backtracking","level":2,"score":0.6756424903869629},{"id":"https://openalex.org/C81721847","wikidata":"https://www.wikidata.org/wiki/Q163468","display_name":"Prolog","level":2,"score":0.6016923189163208},{"id":"https://openalex.org/C96146094","wikidata":"https://www.wikidata.org/wiki/Q609057","display_name":"Unification","level":2,"score":0.5781358480453491},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.544718861579895},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5232487916946411},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4652121365070343},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.44629204273223877},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43407613039016724},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.430675745010376},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3821142017841339},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34638798236846924},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2413463592529297},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09634044766426086},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270277","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W44797645","https://openalex.org/W1874054088","https://openalex.org/W1975681120","https://openalex.org/W1977298531","https://openalex.org/W1994997146","https://openalex.org/W1996897268","https://openalex.org/W1999927781","https://openalex.org/W2004943763","https://openalex.org/W2023734963","https://openalex.org/W2051079211","https://openalex.org/W2063881416","https://openalex.org/W2118387410","https://openalex.org/W2130186238","https://openalex.org/W2160027335","https://openalex.org/W4231255122","https://openalex.org/W4251624464","https://openalex.org/W6601816075"],"related_works":["https://openalex.org/W4287686397","https://openalex.org/W3080447568","https://openalex.org/W4378501577","https://openalex.org/W4386138535","https://openalex.org/W1544967197","https://openalex.org/W2085021212","https://openalex.org/W2197466303","https://openalex.org/W4247130854","https://openalex.org/W2094590132","https://openalex.org/W2536325749"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,36,43,45,53,61,67,102],"new":[4,78],"designer":[5],"environment":[6],"and":[7,23,28,47,49,86,114,123,140],"its":[8,137],"technical":[9],"features":[10],"for":[11,111],"aiding":[12],"in":[13,91,128],"several":[14],"design":[15,89],"phases":[16],"of":[17,35],"digital":[18],"equipment,":[19],"including":[20],"architecture,":[21,138],"function,":[22,139],"logic":[24,141],"design.":[25,142],"The":[26,117],"author":[27],"his":[29],"coworkers":[30],"have":[31,59],"integrated":[32],"an":[33],"editor":[34],"register":[37],"transfer":[38],"level":[39],"(RTL)":[40],"behavioral":[41,74],"language,":[42],"translator,":[44],"simulator,":[46],"evaluation":[48,93],"optimization":[50],"tools":[51],"into":[52],"single":[54],"system.":[55],"In":[56],"addition,":[57],"they":[58,100],"developed":[60],"hardware":[62],"synthesizer":[63],"which":[64],"automatically":[65],"produces":[66],"gate-level":[68],"connective":[69],"description":[70],"from":[71],"the":[72,92],"RTL":[73],"description.":[75],"With":[76],"this":[77,96],"environment,":[79,99],"designers":[80],"can":[81],"more":[82],"quickly":[83],"create":[84],"designs":[85],"interactively":[87],"change":[88],"data":[90],"phase.":[94],"Using":[95],"behavioral-description-based":[97],"CAD":[98],"designed":[101],"one-LSI-chip":[103],"PROLOG":[104],"machine":[105,118],"with":[106],"33":[107],"independent":[108],"control":[109],"parts":[110],"executing":[112],"unification":[113],"backtracking":[115],"algorithms.":[116],"operates":[119],"at":[120],"130":[121],"KLIPS,":[122],"is":[124],"18":[125],"213":[126],"gates":[127],"size.":[129],"It":[130],"took":[131],"7.8":[132],"person-months":[133],"to":[134],"carry":[135],"out":[136]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}