{"id":"https://openalex.org/W2167046533","doi":"https://doi.org/10.1109/tcad.1987.1270276","title":"High-Speed Logic Simulation on Vector Processors","display_name":"High-Speed Logic Simulation on Vector Processors","publication_year":1987,"publication_date":"1987-05-01","ids":{"openalex":"https://openalex.org/W2167046533","doi":"https://doi.org/10.1109/tcad.1987.1270276","mag":"2167046533"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270276","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000088287","display_name":"Nagisa Ishiura","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"N. Ishiura","raw_affiliation_strings":["Department of Information Science, Faculty of Engineering, Kyoto University, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information Science, Faculty of Engineering, Kyoto University, Japan","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090230648","display_name":"Hiroto Yasuura","orcid":"https://orcid.org/0000-0002-8387-5405"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yasuura","raw_affiliation_strings":["Department of Information Science, Faculty of Engineering, Kyoto University, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information Science, Faculty of Engineering, Kyoto University, Japan","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054859202","display_name":"Shuzo Yajima","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Yajima","raw_affiliation_strings":["Department of Information Science, Faculty of Engineering, Kyoto University, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information Science, Faculty of Engineering, Kyoto University, Japan","institution_ids":["https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000088287"],"corresponding_institution_ids":["https://openalex.org/I22299242"],"apc_list":null,"apc_paid":null,"fwci":5.7559,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.96333679,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":"3","first_page":"305","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.7644782066345215},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.711867094039917},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6853780746459961},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6634805202484131},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6390161514282227},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.634749174118042},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5338534116744995},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.49297523498535156},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4676482379436493},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4659731388092041},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.44448235630989075},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.42915576696395874},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4105566442012787},{"id":"https://openalex.org/keywords/modeling-and-simulation","display_name":"Modeling and simulation","score":0.4100395441055298},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38457128405570984},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37142470479011536},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35782894492149353},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.18968066573143005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15539473295211792},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14157485961914062},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12644746899604797}],"concepts":[{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.7644782066345215},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.711867094039917},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6853780746459961},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6634805202484131},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6390161514282227},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.634749174118042},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5338534116744995},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.49297523498535156},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4676482379436493},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4659731388092041},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.44448235630989075},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.42915576696395874},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4105566442012787},{"id":"https://openalex.org/C167343916","wikidata":"https://www.wikidata.org/wiki/Q6888384","display_name":"Modeling and simulation","level":2,"score":0.4100395441055298},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38457128405570984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37142470479011536},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35782894492149353},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.18968066573143005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15539473295211792},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14157485961914062},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12644746899604797},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.1987.1270276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270276","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1967364882","https://openalex.org/W1970112123","https://openalex.org/W2016238708","https://openalex.org/W2071714494","https://openalex.org/W2081601485","https://openalex.org/W2083783858","https://openalex.org/W2095721599","https://openalex.org/W2097876360","https://openalex.org/W2098525454","https://openalex.org/W2153484041","https://openalex.org/W2167046533","https://openalex.org/W2917489659","https://openalex.org/W4236117736","https://openalex.org/W4236231374","https://openalex.org/W4246174232","https://openalex.org/W4249036063","https://openalex.org/W4255731821","https://openalex.org/W6668408554","https://openalex.org/W6759238791"],"related_works":["https://openalex.org/W2085176210","https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2499931839","https://openalex.org/W2110968362","https://openalex.org/W4390345338","https://openalex.org/W4238178324","https://openalex.org/W2169337913","https://openalex.org/W1702800398","https://openalex.org/W2356822490"],"abstract_inverted_index":{"In":[0,24],"this":[1],"paper,":[2],"we":[3,31,192],"propose":[4],"logic":[5,101],"simulation":[6,22,55,66,72,79,155,170,183],"techniques":[7,56,107,187],"using":[8],"vector":[9,28,47,58,201],"processors,":[10],"or":[11,39],"supercomputers":[12],"with":[13,80],"pipeline":[14],"architecture,":[15],"as":[16],"a":[17],"new":[18,54],"approach":[19],"to":[20,26,33,43,178],"accelerating":[21],"speed.":[23],"order":[25],"use":[27],"processors":[29,202],"efficiently,":[30],"have":[32],"tune":[34],"up":[35],"the":[36,40,89,93,96,105,109,119,123,157,172,179,199],"coding":[37],"scheme":[38],"basic":[41],"algorithms":[42],"be":[44],"suitable":[45],"for":[46,57,63,140,152,168],"processing.":[48],"We":[49,99],"developed":[50],"three":[51],"types":[52],"of":[53,67,73,125,181,198],"processing,":[59],"which":[60],"are":[61,86,176,188],"dedicated":[62],"(1)":[64],"zero-delay":[65,71],"combinational":[68,141],"circuits,":[69,76],"(2)":[70],"synchronous":[74],"sequential":[75,153],"and":[77,92,112,117,159],"(3)":[78],"delay":[81],"consideration.":[82],"The":[83,127],"first":[84],"two":[85],"based":[87,103],"on":[88,95,104,108,118,196],"compiler-driven":[90],"method":[91],"last":[94],"event-driven":[97],"method.":[98],"implemented":[100],"simulators":[102],"above":[106],"FACOM":[110],"VP-100":[111],"VP-200":[113],"at":[114,122],"Kyoto":[115],"University":[116,124],"HITAC":[120],"S-810/20":[121],"Tokyo.":[126],"maximum":[128],"performance":[129,180],"is":[130],"about":[131],"7.7":[132],"x":[133,145,161],"10":[134,146,162],"/sup":[135,147,163],"9/":[136,148],"gate-evaluations":[137,149],"per":[138,150,166],"second":[139,151,167],"circuit":[142,154],"simulation,":[143],"1.4":[144],"(on":[156,171],"VP-200),":[158],"230":[160],"3/":[164],"events":[165],"timing":[169],"S-810/20).":[173],"These":[174],"results":[175],"comparable":[177],"hardware":[182],"engines.":[184],"Moreover,":[185],"our":[186],"so":[189],"straightforward":[190],"that":[191],"can":[193],"implement":[194],"them":[195],"most":[197],"recent":[200],"without":[203],"serious":[204],"modifications":[205]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}