{"id":"https://openalex.org/W2055510065","doi":"https://doi.org/10.1109/tcad.1987.1270271","title":"CMOS Circuit Speed and Buffer Optimization","display_name":"CMOS Circuit Speed and Buffer Optimization","publication_year":1987,"publication_date":"1987-03-01","ids":{"openalex":"https://openalex.org/W2055510065","doi":"https://doi.org/10.1109/tcad.1987.1270271","mag":"2055510065"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.1987.1270271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270271","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059609258","display_name":"N. Hedenstierna","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"N. Hedenstierna","raw_affiliation_strings":["Department of Solid State Electronics, School of Electrical and Computer Engineering, Chalmers University of Technology, Gothenburg, Sweden","[Department of Solid State Electronics, School of Electrical and Computer Engineering, Chalmers University of Technology, Goteborg, Sweden]"],"affiliations":[{"raw_affiliation_string":"Department of Solid State Electronics, School of Electrical and Computer Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"[Department of Solid State Electronics, School of Electrical and Computer Engineering, Chalmers University of Technology, Goteborg, Sweden]","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044949723","display_name":"Kjell Jeppson","orcid":"https://orcid.org/0000-0001-5049-9303"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"K.O. Jeppson","raw_affiliation_strings":["Department of Solid State Electronics, School of Electrical and Computer Engineering, Chalmers University of Technology, Gothenburg, Sweden","[Department of Solid State Electronics, School of Electrical and Computer Engineering, Chalmers University of Technology, Gothenburg, Sweden]"],"affiliations":[{"raw_affiliation_string":"Department of Solid State Electronics, School of Electrical and Computer Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"[Department of Solid State Electronics, School of Electrical and Computer Engineering, Chalmers University of Technology, Gothenburg, Sweden]","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059609258"],"corresponding_institution_ids":["https://openalex.org/I66862912"],"apc_list":null,"apc_paid":null,"fwci":10.6446,"has_fulltext":false,"cited_by_count":459,"citation_normalized_percentile":{"value":0.98798084,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"6","issue":"2","first_page":"270","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.729017972946167},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7279658317565918},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7155395150184631},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.7143860459327698},{"id":"https://openalex.org/keywords/tapering","display_name":"Tapering","score":0.6932010054588318},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5922166705131531},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5105739831924438},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.4956251382827759},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.46728000044822693},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.454422265291214},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42633676528930664},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3203471004962921},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19739457964897156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19268441200256348},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19242894649505615}],"concepts":[{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.729017972946167},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7279658317565918},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7155395150184631},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.7143860459327698},{"id":"https://openalex.org/C114138010","wikidata":"https://www.wikidata.org/wiki/Q7684542","display_name":"Tapering","level":2,"score":0.6932010054588318},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5922166705131531},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5105739831924438},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.4956251382827759},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.46728000044822693},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.454422265291214},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42633676528930664},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3203471004962921},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19739457964897156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19268441200256348},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19242894649505615},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.1987.1270271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270271","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:research.chalmers.se:247793","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/247793","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1967575124","https://openalex.org/W2021389619","https://openalex.org/W2039177842","https://openalex.org/W2055388012","https://openalex.org/W2071693325","https://openalex.org/W2075681164","https://openalex.org/W2088532087","https://openalex.org/W2092722928","https://openalex.org/W2157230896","https://openalex.org/W3014473719","https://openalex.org/W6775559581"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W1997308464","https://openalex.org/W2123314372","https://openalex.org/W2114992783","https://openalex.org/W2097018473"],"abstract_inverted_index":{"An":[0],"improved":[1],"timing":[2,134],"model":[3,11,29,45,135],"for":[4,18,76,103,143,208],"CMOS":[5,20,40,140],"combinational":[6],"logic":[7],"is":[8,12,58,97,117,121,136,152,161],"presented.":[9],"The":[10,86],"based":[13],"on":[14,175],"an":[15,25,69,131],"analytical":[16],"solution":[17],"the":[19,35,39,43,48,51,55,62,65,83,89,93,114,133,147,155,157,171,184,188,191,196,205],"inverter":[21,41,193],"output":[22,107,141,149],"response":[23,108],"to":[24,60,99,123,138,163,183],"input":[26,52,70,91,95,185],"ramp.":[27],"This":[28],"yields":[30],"a":[31,168,200],"better":[32],"understanding":[33],"of":[34,38,50,64,82,187],"switching":[36],"behavior":[37],"than":[42,204],"step-response":[44,66],"by":[46],"considering":[47],"slope":[49],"waveform.":[53],"Essentially,":[54],"propagation":[56,110,189],"delay":[57,67,72],"shown":[59,98,122,162],"be":[61,100,124,128,164],"sum":[63],"and":[68,92,109,126,178],"dependent":[71],"that":[73],"may":[74,127],"account":[75],"as":[77,79],"much":[78],"50-100":[80],"percent":[81],"total":[84],"delay.":[85,111,145,210],"matching":[87],"between":[88],"ramp":[90],"characteristic":[94],"waveforms":[96],"easily":[101],"performed":[102],"excellent":[104],"agreement":[105],"in":[106,154,170,195],"Even":[112],"though":[113],"short-circuit":[115],"current":[116],"neglected,":[118],"its":[119],"influence":[120],"small":[125],"corrected.":[129],"As":[130],"example,":[132],"used":[137],"optimize":[139],"buffers":[142],"minimum":[144,209],"If":[146],"intrinsic":[148],"load":[150],"capacitance":[151],"included":[153],"model,":[156],"optimum":[158],"tapering":[159,202],"factor":[160,203],"not":[165],"e":[166],"but":[167],"value":[169],"range":[172],"3-5":[173],"depending":[174],"process":[176],"parameters":[177],"design":[179],"style.":[180],"Also,":[181],"due":[182],"dependence":[186],"delay,":[190],"last":[192],"stage":[194],"buffer":[197],"should":[198],"have":[199],"larger":[201],"other":[206],"stages":[207]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}